Shop OBEX P1 Docs P2 Docs Learn Events
New P2 module - Page 12 — Parallax Forums

New P2 module

167891012»

Comments

  • roglohrogloh Posts: 5,923

    @Rayman said:
    Found a solution... Put a blank PCB under and a blank SWaP PCB on top. Seems to work.

    Nice and simple solution. :smiley: With any luck it should resolve your melting socket issue now, and hopefully consistently.\

    It's still very tight though... Need tool to remove the module for sure.

    Yeah those PLCCs are tight chips to remove - first time around is a little concerning how much force is needed.

  • RaymanRayman Posts: 15,364

    This SMT PLCC socket is especially tight. Think going to replace with the through hole version.
    Plus, like the gold contacts can get with through hole..
    And, there's the holes that might be able to use to push SWaP module out of the socket...

  • RaymanRayman Posts: 15,364
    edited 2025-06-05 21:05

    Now have a rig for testing all the P2 pins...
    Helped me find a couple hard to spot solder bridges...

    Guess final test will be for the hyperram... Have to dig up something for that...
    Think @Wuerfel_21 posted an emulator code here, might use that...

    480 x 640 - 226K
  • @Rayman said:
    Guess final test will be for the hyperram... Have to dig up something for that...
    Think @Wuerfel_21 posted an emulator code here, might use that...

    Should just be able to use the latest emulators and/or the RAM test program, they all support HyperRAM. For the Winbond one, the latency setting needs to be increased by 1 from the default.

  • RaymanRayman Posts: 15,364

    @Wuerfel_21 said:
    Okay, datasheets indicate that your Winbond HyperRAM defaults to 7 latency clocks and the ISSI one parallax uses defaults to 6. There's a register that configures this, but roger's init code doesn't seem to have that ability. Now going to brain hurt about how to properly change the values to account for 7 latency (there's also a place where the 6 latency is hardcoded, I think).

    Spent a lot of time getting nowhere with Hyperram until found this note. Very glad that you all figured this out long ago...
    Got MegaYume running on these new modules. Thinking this is the final test before ready to go out the door...

    Also tried MegaYume on one of the modules that was made with the 1.8 V rated Hyperram. Amazingly, that works too. Go figure....

  • RaymanRayman Posts: 15,364

    Having a bit of trouble with uSD. Need to troubleshoot some more, but seems flashing with program that flashes LEDs on P58 and P59 is somehow messing up the uSD for FlexProp.

    Pretty sure worked perfect before flashed with this test code.
    Solution for now is to run FSRW first.
    FlexProp's uSD driver works after doing that for some reason...

  • RaymanRayman Posts: 15,364
    edited 2025-06-21 18:30

    @Rayman said:

    Also tried MegaYume on one of the modules that was made with the 1.8 V rated Hyperram. Amazingly, that works too. Go figure....

    Makes me wonder if hyperram is actually binned only by speed and not really voltage.

    There’s no way a real 1.8 v part should survive 3.3v , right?

  • evanhevanh Posts: 16,583
    edited 2025-06-21 18:41

    You could be right. Maybe not performance binned but just use a common die with autodetect that selects the pin drive strength accordingly.

  • RaymanRayman Posts: 15,364

    Looking into having Gold Pheonix assemble some. Doing it myself is working, but slow going...

    Issue is that HyperRam is tough to source at this time. Not sure if that's because in high demand, or because of low demand...
    Newark has some Infineon versions. No idea if that will work or not, but probably?

  • RaymanRayman Posts: 15,364

    Told them to get P2 from Digikey, but they came back with Digikey is almost out of P2.
    Looks like only 39 left...

    Mouser still has some though...

  • evanhevanh Posts: 16,583
    edited 2025-06-30 23:56

    It'll be low demand, same as the Prop2 stocking. Most embedded systems fit their RAM needs within the internal RAM of the uC. Those that don't will use heftier off-the-shelf SDRAM solutions like RPi or PC on a card. There will be some custom boards but mostly still based around SDRAM.

    The more interesting ones will use MRAM for main working RAM rather than the NOR/SLC Flash alternative I've seen in uC block diagrams. But that's still not a HyperRAM solution.

  • RaymanRayman Posts: 15,364

    Working on building up some inventory.
    Some of these were going to be "Core" version without some parts, but have since decided that is a bad idea (because would compete with Parallax, and probably lose :)

    New boards with through hole PLCC-84 socket are here.
    Should be ready to go soon.

    Think if these all sell in a reasonable amount of time, will get 100 assembled.

    923 x 595 - 892K
  • RaymanRayman Posts: 15,364

    Forgot about tariffs for a second... Looks like 8-layer PCB faces a 170% tariff... Almost doubles the price :(

  • RaymanRayman Posts: 15,364

    Thinking about P1 version of this module. Seems need some extra I/O.
    This chip here looks cool: https://www.ti.com/lit/ds/symlink/tla2528.pdf

    You can make the pins either analog input or digital I/O over I2C.
    It'd be neat if could fit P1 plus 4 of these things on the module, no idea if that would fit though...

  • lab_geslab_ges Posts: 93
    edited 2025-07-07 08:42

    @Rayman That is a cool IC, and tiny, 4 of those won't take up much space, impossible to hand solder but Hot AIR should work OK, though Pick and Place would make it easier. I am guessing this would be used to supply the extra Channels not availble on the P1?

  • RaymanRayman Posts: 15,364

    @lab_ges That would be the idea...

  • RaymanRayman Posts: 15,364
    edited 2025-07-08 11:46

    Assembled the first new SWaP carrier board. Seems good so far...

    Added a vertical QWIIC connector after seeing one on one of @JonnyMac boards...

    480 x 640 - 178K
  • RaymanRayman Posts: 15,364

    3D printed a fixture to pop out the stamp using the holes in the socket. Uses three of the four holes... Fourth has parts on bottom of board and not sure want to be pushing on them..
    Seems to work. Save one from having to buy and extractor maybe...

    480 x 640 - 91K
  • JonnyMacJonnyMac Posts: 9,376

    Well done.

  • MicksterMickster Posts: 2,806

    @Rayman said:
    Thinking about P1 version of this module. Seems need some extra I/O.
    This chip here looks cool: https://www.ti.com/lit/ds/symlink/tla2528.pdf

    You can make the pins either analog input or digital I/O over I2C.
    It'd be neat if could fit P1 plus 4 of these things on the module, no idea if that would fit though...

    I thought the P1 as the "MicroMite Companion" was a cool concept. I still have all the original files. Planning something similar but for the P2.

    The RP2350B (QFN-80 package with 48 GPIO pins) specifically offers 8 ADC channels (pins that can be configured as analog inputs)

  • MicksterMickster Posts: 2,806

    For my needs, this, alongside a KISS module would be perfect. It's a more refined (better voltage regulation) than the RPi device; fully open source and can be ordered from JLCPCB, fully assembled. My last five units came to US$77.00, delivered. The optional 8MB PSRAM device wasn't in stock but for now, I don't need it.

Sign In or Register to comment.