

# **PCA9600**

# **Dual bidirectional bus buffer**

Rev. 01 — 2 June 2008

**Product data sheet** 

# 1. General description

The PCA9600 is designed to isolate I<sup>2</sup>C-bus capacitance, allowing long buses to be driven in point-to-point or multipoint applications of up to 4000 pF. The PCA9600 is a higher-speed version of the P82B96. It creates a non-latching, bidirectional, logic interface between a normal I<sup>2</sup>C-bus and a range of other higher capacitance or different voltage bus configurations. It can operate at speeds up to at least 1 MHz, and the high drive side is compatible with the Fast-mode Plus (Fm+) specifications.

The PCA9600 features temperature-stabilized logic voltage levels at its SX/SY interface making it suitable for interfacing with buses that have non I<sup>2</sup>C-bus-compliant logic levels such as SMBus, PMBus, or with microprocessors that use those same TTL logic levels.

The separation of the bidirectional I<sup>2</sup>C-bus signals into unidirectional TX and RX signals enables the SDA and SCL signals to be transmitted via balanced transmission lines (twisted pairs), or with galvanic isolation using opto or magnetic coupling. The TX and RX signals may be connected together to provide a normal bidirectional signal.

#### 2. Features

- Bidirectional data transfer of I<sup>2</sup>C-bus signals
- Isolates capacitance allowing 400 pF on SX/SY side and 4000 pF on TX/TY side
- TX/TY outputs have 60 mA sink capability for driving low-impedance or high-capacitive buses
- 1 MHz operation on up to 20 meters of wire (see *AN10658*)
- Supply voltage range of 2.5 V to 15 V with I<sup>2</sup>C-bus logic levels on SX/SY side independent of supply voltage
- Splits I<sup>2</sup>C-bus signal into pairs of forward/reverse TX/RX, TY/RY signals for interface with opto-electrical isolators and similar devices that need unidirectional input and output signal paths
- Low power supply current
- ESD protection exceeds 4500 V HBM per JESD22-A114, 450 V MM per JESD22-A115, and 1400 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO8 and TSSOP8 (MSOP8)



#### **Dual bidirectional bus buffer**

# 3. Applications

- Interface between I<sup>2</sup>C-buses operating at different logic levels (for example, 5 V and 3 V or 15 V)
- Interface between I<sup>2</sup>C-bus and SMBus (350 μA) standard or Fm+ standard
- Simple conversion of I<sup>2</sup>C-bus SDA or SCL signals to multi-drop differential bus hardware, for example, via compatible PCA82C250
- Interfaces with opto-couplers to provide opto-isolation between I<sup>2</sup>C-bus nodes up to 1 MHz
- Long distance point-to-point or multipoint architectures

# 4. Ordering information

Table 1. Ordering information


Type number	Package									
	Name	Description	Version							
PCA9600D	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1							
PCA9600DP	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1							

## 4.1 Ordering options

Table 2. Ordering options

Type number	Topside mark	Temperature range
PCA9600D	PCA9600	$-40~^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
PCA9600DP	9600	–40 °C to +85 °C


# 5. Block diagram



**Dual bidirectional bus buffer** 

# 6. Pinning information

### 6.1 Pinning



#### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
SX	1	I <sup>2</sup> C-bus (SDA or SCL)
RX	2	receive signal
TX	3	transmit signal
GND	4	negative supply voltage
TY	5	transmit signal
RY	6	receive signal
SY	7	I <sup>2</sup> C-bus (SDA or SCL)
$V_{CC}$	8	positive supply voltage

# 7. Functional description

Refer to Figure 1 "Block diagram of PCA9600".

The PCA9600 has two identical buffers allowing buffering of SDA and SCL I<sup>2</sup>C-bus signals. Each buffer is made up of two logic signal paths, a forward path from the I<sup>2</sup>C-bus interface, pins SX and SY which drive the buffered bus, and a reverse signal path from the buffered bus input, pins RX and RY to drive the I<sup>2</sup>C-bus interface. These paths:

- sense the voltage state of I<sup>2</sup>C-bus pins SX (and SY) and transmit this state to pin TX (and TY respectively), and
- sense the state of pins RX and RY and pull the I<sup>2</sup>C-bus pin LOW whenever pin RX or pin RY is LOW.

The rest of this discussion will address only the 'X' side of the buffer; the 'Y' side is identical.

The I<sup>2</sup>C-bus pin SX is designed to interface with a normal I<sup>2</sup>C-bus.

#### **Dual bidirectional bus buffer**

The logic threshold voltage levels on the  $I^2C$ -bus are independent of the IC supply voltage  $V_{CC}$ . The maximum  $I^2C$ -bus supply voltage is 15 V, and while the guaranteed static sink current is 3 mA, the suggested maximum design sink current is 2 mA because the part may source 1 mA.

The logic level on RX is determined from the power supply voltage  $V_{CC}$  of the chip. Logic LOW is below 40 % of  $V_{CC}$ , and logic HIGH is above 55 % of  $V_{CC}$  (with a typical switching threshold just slightly below half  $V_{CC}$ ).

TX is an open-collector output without ESD protection diodes to  $V_{CC}$ . It may be connected via a pull-up resistor to a supply voltage in excess of  $V_{CC}$ , as long as the 15 V rating is not exceeded. It has a larger current sinking capability than a normal  $I^2C$ -bus device, being able to sink a static current of greater than 30 mA, and typical 100 mA dynamic pull-down capability as well.

A logic LOW is transmitted to TX when the voltage at  $I^2C$ -bus pin SX is below 0.425 V. A logic LOW at RX will cause  $I^2C$ -bus pin SX to be pulled to a logic LOW level in accordance with  $I^2C$ -bus requirements (maximum 1.5 V in 5 V applications) but not low enough to be looped back to the TX output and cause the buffer to latch LOW.

The LOW level this chip can achieve on the I<sup>2</sup>C-bus by a LOW at RX is typically 0.64 V when sinking 1 mA.

If the supply voltage  $V_{CC}$  fails, then neither the  $I^2C$ -bus nor the TX output will be held LOW. Their open-collector configuration allows them to be pulled up to the rated maximum of 15 V even without  $V_{CC}$  present. The input configuration on SX and RX also presents no loading of external signals when  $V_{CC}$  is not present.

The effective input capacitance of any signal pin, measured by its effect on bus rise times, is less than 10 pF for all bus voltages and supply voltages including  $V_{CC} = 0 \text{ V}$ .

Remark: Two or more SX or SY I/Os must not be interconnected. The PCA9600 design does not support this configuration. Bidirectional I<sup>2</sup>C-bus signals do not allow any direction control pin so, instead, slightly different logic LOW voltage levels are used at SX/SY to avoid latching of this buffer. A 'regular I2C-bus LOW' applied at the RX/RY of a PCA9600 will be propagated to SX/SY as a 'buffered LOW' with a slightly higher voltage level. If this special 'buffered LOW' is applied to the SX/SY of another PCA9600, that second PCA9600 will not recognize it as a 'regular I<sup>2</sup>C-bus LOW' and will not propagate it to its TX/TY output. The SX/SY side of PCA9600 may not be connected to similar buffers that rely on special logic thresholds for their operation, for example P82B96, PCA9511A, PCA9515A, 'B' side of PCA9517, etc. The SX/SY side is only intended for, and compatible with, the normal I<sup>2</sup>C-bus logic voltage levels of I<sup>2</sup>C-bus master and slave chips, or even TX/RX signals of a second PCA9600 or P82B96 if required. The TX/RX and TY/RY I/O pins use the standard I<sup>2</sup>C-bus logic voltage levels of all I<sup>2</sup>C-bus parts. There are **no** restrictions on the interconnection of the TX/RX and TY/RY I/O pins to other PCA9600s, for example in a star or multipoint configuration with the TX/RX and TY/RY I/O pins on the common bus and the SX/SY side connected to the line card slave devices. For more details see Application Note AN10658, "Sending I<sup>2</sup>C-bus signals via long communication cables".

The PCA9600 is a direct upgrade of the P82B96 with the significant differences summarized in Table 4.

#### **Dual bidirectional bus buffer**

Table 4. PCA9600 versus P82B96

Detail	PCA9600	P82B96
Supply voltage (V <sub>CC</sub> ) range:	2.5 V to 15 V	2 V to 15 V
Maximum operating bus voltage (independent of V <sub>CC</sub> ):	15 V	15 V
Typical operating supply current:	5 mA	1 mA
Typical LOW-level input voltage on I <sup>2</sup> C-bus (SX/SY side):	0.5 V over –40 °C to +85 °C	0.65 V at 25 °C
LOW-level output voltage on I <sup>2</sup> C-bus (SX/SY side; 3 mA sink):	0.74 V (max.) over –40 °C to +85 °C	0.88 V (typ.) at 25 °C
Temperature coefficient of V <sub>IL</sub> / V <sub>OL</sub> :	0 mV/°C	−2 mV/°C
Logic voltage levels on SX/SY bus (independent of $V_{CC}$ ):	compatible with I <sup>2</sup> C-bus and similar buses using TTL levels (SMBus, etc.)	compatible with I <sup>2</sup> C-bus and similar buses using TTL levels (SMBus, etc.)
Typical propagation delays:	< 100 ns	< 200 ns
Tx/Rx switching specifications (I <sup>2</sup> C-bus compliant):	yes, all classes including 1 MHz Fm+	yes, all classes including Fm+
. ,		
Rx logic levels with tighter control than I <sup>2</sup> C-bus limit of 30 % to 70 %:	yes, 40 % to 55 % (48 % nominal)	yes, 42 % to 58 % (50 % nominal)
Rx logic levels with tighter control than	yes, 40 % to 55 % (48 % nominal) > 1 MHz	yes, 42 % to 58 % (50 % nominal) > 400 kHz
Rx logic levels with tighter control than I <sup>2</sup> C-bus limit of 30 % to 70 %:	, . , , , , , , , , , , , , , , , , , ,	
Rx logic levels with tighter control than I <sup>2</sup> C-bus limit of 30 % to 70 %:  Maximum bus speed:	> 1 MHz	> 400 kHz

# 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages with respect to pin GND.

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage	V <sub>CC</sub> to GND	-0.3	+18	V
V <sub>I2C-bus</sub>	I <sup>2</sup> C-bus voltage	SX and SY; I <sup>2</sup> C-bus SDA or SCL	-0.3	+18	V
Vo	output voltage	TX and TY; buffered output	-0.3	+18	V
VI	input voltage	RX and RY; receive input	-0.3	+18	V
I <sub>I2C-bus</sub>	I <sup>2</sup> C-bus current	SX and SY; I <sup>2</sup> C-bus SDA or SCL	-	250	mA
P <sub>tot</sub>	total power dissipation		-	300	mW
Tj	junction temperature	operating range	-40	+125	°C
T <sub>stg</sub>	storage temperature		<b>-55</b>	+125	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

#### **Dual bidirectional bus buffer**

# 9. Characteristics

Table 6. Characteristics

 $T_{amb}$  = -40 °C to +85 °C unless otherwise specified; voltages are specified with respect to GND with  $V_{CC}$  = 2.5 V to 15 V unless otherwise specified. Typical values are measured at  $V_{CC}$  = 5 V and  $T_{amb}$  = 25 °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Power su	upply					
V <sub>CC</sub>	supply voltage	operating	2.5	-	15	V
I <sub>CC</sub>	supply current	$V_{CC} = 5 \text{ V}$ ; buses HIGH	-	5.2	6.75	mA
		V <sub>CC</sub> = 15 V; buses HIGH	-	5.5	7.3	mA
$\Delta I_{CC}$	additional supply current	per TX/TY output driven LOW; V <sub>CC</sub> = 5.5 V	-	1.4	3.0	mA
Bus pull	-up (load) voltages and currents					
Pins SX a	and SY; I <sup>2</sup> C-bus					
VI	input voltage	open-collector; RX and RY HIGH	-	-	15	V
Vo	output voltage	open-collector; RX and RY HIGH	-	-	15	V
Io	output current	static; $V_{SX} = V_{SY} = 0.4 \text{ V}$	<u>[1]</u> 0.3	-	2	mA
I <sub>O(sink)</sub>	output sink current	dynamic; $V_{SX} = V_{SY} = 1 \text{ V}$ ; RX and RY LOW	7	15	-	mA
IL	leakage current	$V_{SX} = V_{SY} = 15 \text{ V}$ ; RX and RY HIGH	-	-	10	μΑ
Pins TX a	and TY					
Vo	output voltage	open-collector	-	-	15	V
I <sub>load</sub>	load current	maximum recommended on buffered bus; $V_{TX} = V_{TY} = 0.4 \text{ V}$ ; SX and SY LOW on I <sup>2</sup> C-bus = 0.4 V	-	-	30	mA
I <sub>O</sub>	output current	from buffered bus; dynamic; $V_{TX} = V_{TY} = 1 \text{ V}$ ; SX and SY LOW on I <sup>2</sup> C-bus = 0.4 V	60	130	-	mA
lL	leakage current	on buffered bus; $V_{TX} = V_{TY} = V_{CC} = 15 \text{ V}$ ; SX and SY HIGH	-	-	10	μΑ
Input cu	rrents					
I <sub>I</sub>	input current	from I <sup>2</sup> C-bus on SX and SY				
		RX and RY HIGH or LOW; SX and SY LOW ≤ 1 V	<u>[1]</u> -	-0.3	<b>–1</b>	mA
		RX and RY HIGH; SX and SY HIGH > 1.4 V	[1] -	-	10	μΑ
		from buffered bus on RX and RY; SX and SY HIGH or LOW; $V_{RX} = V_{RY} = 0.4 \text{ V}$	[2] _	-1.5	-10	μΑ
IL	leakage current	on buffered bus input on RX and RY; $V_{RX} = V_{RY} = 15 \text{ V}$	-	-	10	μΑ

#### **Dual bidirectional bus buffer**

 Table 6.
 Characteristics ...continued

 $T_{amb}$  = -40 °C to +85 °C unless otherwise specified; voltages are specified with respect to GND with  $V_{CC}$  = 2.5 V to 15 V unless otherwise specified. Typical values are measured at  $V_{CC}$  = 5 V and  $T_{amb}$  = 25 °C.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Output l	ogic LOW level						
Pins SX	and SY						
$V_{OL}$	LOW-level output voltage	on normal I <sup>2</sup> C-bus:					
		$I_{SX} = I_{SY} = 3 \text{ mA}; Figure 6$		-	0.7	0.74	V
		$I_{SX} = I_{SY} = 0.3 \text{ mA}$ ; Figure 5		-	0.6	0.65	mV
$\Delta V/\Delta T$	voltage variation with temperature	$I_{SX} = I_{SY} = 0.3 \text{ mA}$ to 3 mA		-	0	-	%/K
Input log	gic switching threshold voltages						
Pins SX	and SY						
$V_{IL}$	LOW-level input voltage	on normal I <sup>2</sup> C-bus; Figure 7	[3]	425	500	-	mV
$V_{th(IL)}$	LOW-level input threshold voltage	on normal I <sup>2</sup> C-bus; Figure 8		-	500	580	mV
$\Delta V/\Delta T$	voltage variation with temperature			-	0	-	%/K
Pins RX	and RY						
$V_{IH}$	HIGH-level input voltage	fraction of applied V <sub>CC</sub>		$0.55V_{CC}$	-	-	V
$V_{th(i)}$	input threshold voltage	fraction of applied V <sub>CC</sub>		-	$0.48V_{CC}$	-	V
$V_{IL}$	LOW-level input voltage	fraction of applied V <sub>CC</sub>		-	-	$0.4V_{CC}$	V
Logic le	vel threshold difference						
ΔV	voltage difference	SX and SY; SX output LOW at 0.3 mA to SX input HIGH maximum	[4]	50	-	-	mV
Thermal	resistance						
R <sub>th(j-pcb)</sub>	thermal resistance from junction to printed-circuit board	SOT96-1 (SO8); average lead temperature at board interface		-	127	-	K/W
Bus rele	ase on V <sub>CC</sub> failure						
V <sub>CC</sub>	supply voltage	SX, SY, TX and TY; voltage at which all buses are to be released at 25 °C		-	-	1	V
$\Delta V/\Delta T$	voltage variation with temperature	Figure 9		-	-4	-	%/K

#### **Dual bidirectional bus buffer**

Table 6. Characteristics ... continued


 $T_{amb}$  = -40 °C to +85 °C unless otherwise specified; voltages are specified with respect to GND with  $V_{CC}$  = 2.5 V to 15 V unless otherwise specified. Typical values are measured at  $V_{CC}$  = 5 V and  $T_{amb}$  = 25 °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Buffer re	esponse time[5]					
V <sub>CC</sub> = 5	V; pin TX pull-up resistor = 160	$\Omega$ ; pin SX pull-up resistor = 2.2 k $\Omega$ ; no cap	pacitive load	d		
t <sub>d</sub>	delay time	$V_{SX}$ to $V_{TX}$ , $V_{SY}$ to $V_{TY}$ ; on <b>falling</b> input between $V_{SX}$ = input switching threshold, and $V_{TX}$ output falling to 50 % $V_{CC}$	-	50	-	ns
		$V_{SX}$ to $V_{TX}$ , $V_{SY}$ to $V_{TY}$ ; on <b>rising</b> input between $V_{SX}$ = input switching threshold, and $V_{TX}$ output reaching 50 % $V_{CC}$	-	60	-	ns
		$V_{RX}$ to $V_{SX}$ , $V_{RY}$ to $V_{SY}$ ; on <b>falling</b> input between $V_{RX}$ = input switching threshold, and $V_{SX}$ output falling to 50 % $V_{CC}$	-	100	-	ns
		$V_{RX}$ to $V_{SX}$ , $V_{RY}$ to $V_{SY}$ ; on <b>rising</b> input between $V_{RX}$ = input switching threshold, and $V_{SX}$ output reaching 50 % $V_{CC}$	-	95	-	ns
Input ca	pacitance					
C <sub>i</sub>	input capacitance	effective input capacitance of any signal pin measured by incremental bus rise times; guaranteed by design, not production tested	-	-	10	pF


- [1] The maximum static sink current for a standard I<sup>2</sup>C-bus is 3 mA and PCA9600 is guaranteed to sink 3 mA at SX/SY when those pins are holding the bus LOW. However, when an external device pulls the SX/SY pins below 1.4 V, the PCA9600 may source a current between 0 mA and 1 mA maximum. During contention an external device is required to pull the bus connected to SX or SY down to the 0.4 V level referenced in the I<sup>2</sup>C-bus specification. So that device must be able to sink up to 1 mA from SX/SY plus the usual pull-up current. Therefore the external pull-up used at SX/SY should be limited to 2 mA. The typical and maximum currents sourced by SX/SY as a function of junction temperature are shown in Figure 10, and the equivalent circuit at the SX/SY interface is shown in Figure 4.
- [2] Valid over temperature for  $V_{CC} \le 5$  V. At higher  $V_{CC}$ , this current may increase to maximum –20  $\mu$ A at  $V_{CC}$  = 15 V.
- [3] The input logic threshold is independent of the supply voltage.
- [4] The minimum value requirement for pull-up current, 0.3 mA, guarantees that the minimum value for V<sub>SX</sub> output LOW will always exceed the maximum V<sub>SX</sub> input HIGH level to eliminate any possibility of latching. The specified difference is guaranteed by design within any IC. While the tolerances on absolute levels allow a small probability, the LOW from one SX output is recognized by an SX input of another PCA9600, this has no consequences for normal applications. In any design the SX pins of different ICs should never be linked because the resulting system would be very susceptible to induced noise and would not support all I<sup>2</sup>C-bus operating modes.
- [5] The fall time of  $V_{TX}$  from 5 V to 2.5 V in the test is approximately 10 ns. The fall time of  $V_{SX}$  from 5 V to 2.5 V in the test is approximately 20 ns. The rise time of  $V_{TX}$  from 0 V to 2.5 V in the test is approximately 15 ns. The rise time of  $V_{SX}$  from 0.7 V to 2.5 V in the test is approximately 25 ns.

**PCA9600 NXP Semiconductors** 

#### **Dual bidirectional bus buffer**




**Equivalent circuit at SX/SY** Fig 4.



V<sub>OL</sub> at SX typical and limits over temperature.

- (1) Maximum.
- (2) Typical.


V<sub>OL</sub> as a function of junction temperature Fig 5.  $(I_{OL} = 0.3 \text{ mA})$ 



V<sub>OL</sub> at SX typical and limits over temperature.


- (1) Maximum.
- Typical. (2)

V<sub>OL</sub> as a function of junction temperature Fig 6.  $(I_{OL} = 3 \text{ mA})$ 



V<sub>IL</sub> at SX changes over temperature range.

V<sub>IL</sub> as a function of junction temperature; Fig 7. maximum values



V<sub>IH</sub> at SX changes over temperature range.

9 of 24

V<sub>IH</sub> as a function of junction temperature; Fig 8. minimum values

#### **Dual bidirectional bus buffer**





Fig 9. V<sub>CC</sub> bus release limit over temperature; maximum values



- (1) Maximum.
- (2) Typical.

Fig 10. Current sourced out of SX/SY as a function of junction temperature if these pins are externally pulled to 0.4 V or lower

**Dual bidirectional bus buffer** 

# 10. Application information

Refer to PCA9600 data sheet and application notes *AN10658* and *AN255* for more detailed application information.




Fig 11. Interfacing a standard 3 mA I<sup>2</sup>C-bus or one with TTL levels (e.g. SMBus) to higher voltage or higher current sink (e.g. Fast-mode Plus) devices





Fig 12. Galvanic isolation of I<sup>2</sup>C-bus nodes via opto-couplers



#### **Dual bidirectional bus buffer**





Table 7. Examples of bus capability Refer to Figure 14.


V <sub>CC1</sub> (V)	+V cable	le (V) (Ω) (kΩ) (pF) length capacitance de		Cable delay				Max. slave response				
	(V)				HIGH period (ns)	LOW period (ns)	speed (kHz)	delay				
5	12	5	750	2.2	400	250	n/a (delay based)	1.25 μs	600	3850	125	normal specification 400 kHz parts
5	12	5	750	2.2	220	100	n/a (delay based)	500 ns	600	2450	195	normal specification 400 kHz parts
3.3	5	3.3	330	1	220	25	1 nF	125 ns	260	770	620	meets Fm+ specification
3.3	5	3.3	330	1	100	3	120 pF	15 ns	260	720	690	meets Fm+ specification

For more examples of faster alternatives for driving over longer cables such as Cat5 communication cable, see AN10658. Communication at 1 MHz is possible over short cables and > 400 kHz is possible over 50 m of cable.

#### **Dual bidirectional bus buffer**

# 10.1 Calculating system delays and bus clock frequency





#### **Dual bidirectional bus buffer**




Figure 15, Figure 16, and Figure 17 show the PCA9600 used to drive extended bus wiring with relatively large capacitances linking two I<sup>2</sup>C-bus nodes. It includes simplified expressions for making the relevant timing calculations for 3.3 V or 5 V operation. Because the buffers and the wiring introduce timing delays, it may be necessary to decrease the nominal SCL frequency. In most cases the actual bus frequency will be lower than the nominal Master timing due to bit-wise stretching of the clock periods.

The delay factors involved in calculation of the allowed bus speed are:

**A** — The propagation delay of the master signal through the buffers and wiring to the slave. The important delay is that of the falling edge of SCL because this edge 'requests' the data or acknowledge from a slave. See Figure 15.

**B** — The effective stretching of the nominal LOW period of SCL at the master caused by the buffer and bus rise times. See Figure 16.

**C** — The propagation delay of the slave's response signal through the buffers and wiring back to the master. The important delay is that of a rising edge in the SDA signal. Rising edges are always slower and are therefore delayed by a longer time than falling edges. (The rising edges are limited by the passive pull-up while falling edges are actively driven); see Figure 17.

The timing requirement in any I<sup>2</sup>C-bus system is that a slave's data response (which is provided in response to a falling edge of SCL) must be received at the master before the end of the corresponding LOW period of SCL as appears on the bus wiring at the master. Since all slaves will, as a minimum, satisfy the worst case timing requirements of their speed class (Fast-mode, Fm+, etc.), they must provide their response, allowing for the set-up time, within the minimum allowed clock LOW period, e.g., 450 ns (max.) for Fm+ parts. In systems that introduce additional delays it may be necessary to extend the minimum clock LOW period to accommodate the 'effective' delay of the slave's response. The effective delay of the slave's response equals the total delays in SCL falling edge from

#### **Dual bidirectional bus buffer**

the master reaching the slave (<u>Figure 15</u>) minus the effective delay (stretch) of the SCL rising edge (<u>Figure 16</u>) plus total delays in the slave's response data, carried on SDA, reaching the master (<u>Figure 17</u>).

The master microcontroller should be programmed to produce a nominal SCL LOW period as follows:

 $SCL\ LOW \ge (slave\ response\ delay\ to\ valid\ data\ on\ its\ SDA + A - B + C + data\ set-up\ time)\ ns\ (1)$ 

The actual LOW period will become (the programmed value + the stretching time B). When this actual LOW period is then less than the specified minimum, the specified minimum should be used.

#### Example 1:

It is required to connect an Fm+ slave, with Rs  $\times$  Cs product of 100 ns, to a 5 V Fast-mode system also having 100 ns Rm  $\times$  Cm using two PCA9600's to buffer a 5 V bus with 4 nF loading and 160  $\Omega$  pull-up.

Calculate the allowed bus speed:

Delay A = 
$$120 + 85 + (2.5 + [4 \times 4]) \times 5 + 50 = 347.5$$
 ns  
Delay B =  $115 + 100 + 70 = 285$  ns  
Delay C =  $115 + 20 + 0.7(100 + 100) = 275$  ns

The maximum Fm+ slave response delay must be < 450 ns so the programmed LOW period is calculated as:

```
LOW \ge 450 + 347.5 - 285 + 275 + 100 = 887.5 \text{ ns}
```

The actual LOW period will be 887.5 + 285 = 1173 ns, which is below the Fast-mode minimum, so the programmed LOW period must be increased to (1300 - 285) = 1015 ns, so the actual LOW equals the 1300 ns requirement and this shows that this Fast-mode system may be safely run to its limit of 400 kHz.

#### Example 2:

It is required to buffer a Master with Fm+ speed capability, but only 3 mA sink capability, to an Fm+ bus. All the system operates at 3.3 V. The Master Rm  $\times$  Cm product is 50 ns. Only one PCA9600 is used. The Fm+ bus becomes the buffered bus. The Fm+ bus has 200 pF loading and 150  $\Omega$  pull-up, so its Rb  $\times$  Cb product is 30 ns. The Fm+ slave has a specified data valid time  $t_{VD,DAT}$  maximum of 300 ns.

Calculate the allowed maximum system bus speed. (Note that the fixed values in the delay equations represent the internal propagation delays of the PCA9600. Only one PCA9600 is used here, so those fixed values used below are taken from the characteristics.)

The delays are:


```
Delay A = 40 + 56 + (2.5 + [4 \times 0.2]) \times 3.3 = 107 ns
Delay B = 115 + 50 + 21 = 186 ns
Delay C = 70 + 0.7(50 + 30) = 126 ns
The programmed LOW period is calculated as:
```

 $SCL LOW \ge 300 + 117 - 186 + 126 + 50 = 407 \text{ ns}$ 

#### **Dual bidirectional bus buffer**


The actual LOW period will be 407 + 126 = 533 ns, which exceeds the minimum Fm+ 500 ns requirement. This system requires the bus LOW period, and therefore cycle time, to be increased by 33 ns so the system must run slightly below the 1 MHz limit.

The possible maximum speed has a cycle period of 1033 ns or 968 kHz.




There is an Excel calculator which makes it easy to determine the maximum I<sup>2</sup>C-bus clock speed when using the PCA9600. The calculator and instructions can be found at www.nxp.com/clockspeedcalculator.

#### **Dual bidirectional bus buffer**




- (1) TX output.
- (2) SX input.

Fig 19. Propagation SX to TX with  $V_{RX} = V_{CC} = 3.3 \text{ V}$  (SX pull-up to 3.3 V; TX pull-up to 5.7 V)



- (1) TX/RX output.
- (2) SX input.

Fig 20. Propagation SX to TX with RX tied to TX;  $V_{CC} = 3.3 \text{ V}$  (SX pull-up to 3.3 V; TX pull-up to 5.7 V)



- (1) RX input.
- (2) SX output.


Fig 21. Propagation RX to SX (SX pull-up to 3.3 V;  $V_{CC} = 3.3$  V; RX pull-up to 4.6 V)

#### **Dual bidirectional bus buffer**

# 11. Package outline

#### SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


		REFER	EUROPEAN	ISSUE DATE		
SION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
Г96-1	076E03	MS-012				<del>99-12-27</del> 03-02-18
		IEC	IEC JEDEC	IEC JEDEC JEHA	IEC JEDEC JEHA	THE SELECT SELIA

Fig 22. Package outline SOT96-1 (SO8)

**PCA9600 NXP Semiconductors** 

#### TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	C	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

	OUTLINE VERSION	REFERENCES			EUROPEAN	ISSUE DATE	
		IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	SOT505-1						<del>99-04-09</del> 03-02-18
							00 02 10

Fig 23. Package outline SOT505-1 (TSSOP8)

**Dual bidirectional bus buffer** 

# 12. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 12.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 12.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 12.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

#### **Dual bidirectional bus buffer**

### 12.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 24</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 8 and 9

Table 8. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


Table 9. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 24.

#### **Dual bidirectional bus buffer**



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

### 13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged-Device Model
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
IC	Integrated Circuit
MM	Machine Model
PMBus	Power Management Bus
SMBus	System Management Bus
TTL	Transistor-Transistor Logic

# 14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9600_1	20080602	Product data sheet	-	-

#### **Dual bidirectional bus buffer**

# 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### **Dual bidirectional bus buffer**

# 17. Contents

1	General description
2	Features
3	Applications
4	Ordering information 2
4.1	Ordering options
5	Block diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 5
9	Characteristics 6
10	Application information
10.1	Calculating system delays and bus clock frequency
11	Package outline
12	Soldering of SMD packages 20
12.1	Introduction to soldering 20
12.2	Wave and reflow soldering 20
12.3	Wave soldering 20
12.4	Reflow soldering
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status 23
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

