
www.ti.com


SCPS069C-JULY 2001-REVISED APRIL 2005

#### **FEATURES**


- Low Standby-Current Consumption of 10 μA
   Maximum
- I<sup>2</sup>C to Parallel-Port Expander
- Open-Drain Interrupt Output

- Compatible With Most Microcontrollers
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II





**RGY PACKAGE** 



NC - No internal connection

#### **DESCRIPTION/ORDERING INFORMATION**

This 8-bit input/output (I/O) expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.5-V to 6-V  $V_{CC}$  operation.

The PCF8574A provides general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface [serial clock (SCL), serial data (SDA)].

The device features an 8-bit quasi-bidirectional I/O port (P0-P7), including latched outputs with high-current drive capability for directly driving LEDs. Each quasi-bidirectional I/O can be used as an input or output without the use of a data-direction control signal. At power on, the I/Os are high. In this mode, only a current source to  $V_{CC}$  is active. An additional strong pullup to  $V_{CC}$  allows fast rising edges into heavily loaded outputs. This device turns on when an output is written high and is switched off by the negative edge of SCL. The I/Os should be high before being used as inputs.

#### ORDERING INFORMATION

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	PCF8574ARGYR	PF574A
	PDIP – N	Tube	PCF8574AN	PCF8574AN
-40°C to 85°C	SOIC - DW	Tube	PCF8574ADW	PCF8574A
-40°C 10 85°C		Tape and reel	PCF8574ADWR	PCF8574A
	TSSOP – PW	Tape and reel	PCF8574APWR	PF574A
	TVSOP - DGV	Tape and reel	PCF8574ADGVR	PF574A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The PCF8574A provides an open-drain output ( $\overline{\text{INT}}$ ), which can be connected to the interrupt input of a microcontroller. An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$ , the signal  $\overline{\text{INT}}$  is valid. Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge bit after the rising edge of the SCL signal or in the write mode at the acknowledge bit after the high-to-low transition of the SCL signal. Interrupts that occur during the acknowledge clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and, after the next rising clock edge, is transmitted as  $\overline{\text{INT}}$ . Reading from or writing to another device does not affect the interrupt circuit.

By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the PCF8574A can remain a simple slave device.


### **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DW and N packages.



#### SIMPLIFIED SCHEMATIC DIAGRAM OF EACH P-PORT INPUT/OUTPUT



# I<sup>2</sup>C interface

 $I^2C$  communication with this device is initiated by a master sending a start condition, a high-to-low transition on the serial data (SDA) input/output while the serial clock (SCL) input is high. After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/ $\overline{W}$ ). This device does not respond to the general call address. After receiving the valid address byte, this device responds with an acknowledge, a low on the SDA input/output during the high of the acknowledge-related clock pulse. The address inputs (A0-A2) of the slave device must not be changed between the start and the stop conditions.

The data byte follows the address acknowledge. If the  $R/\overline{W}$  bit is high, the data from this device are the values read from the P port. If the  $R/\overline{W}$  bit is low, the data are from the master, to be output to the P port. The data byte is followed by an acknowledge sent from this device. If other data bytes are sent from the master, following the acknowledge, they are ignored by this device. Data are output only if complete bytes are received and acknowledged. The output data will be valid at time  $t_{pv}$  after the low-to-high transition of SCL, during the clock cycle for the acknowledge.

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master.

#### INTERFACE DEFINITION TABLE

DVTE	BIT								
BYTE	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
I <sup>2</sup> C slave address	L	Н	Н	Н	A2	A1	AO	R/W	
I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0	



#### **ADDRESS REFERENCE TABLE**

	INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS
A2	<b>A</b> 1	A0	I-C BUS SLAVE ADDRESS
L	L	L	56 (decimal), 38 (hexadecimal)
L	L	Н	57 (decimal), 39 (hexadecimal)
L	Н	L	58 (decimal), 3A (hexadecimal)
L	Н	Н	59 (decimal), 3B (hexadecimal)
Н	L	L	60 (decimal), 3C (hexadecimal)
Н	L	Н	61 (decimal), 3D (hexadecimal)
Н	Н	L	62 (decimal), 3E (hexadecimal)
Н	Н	Н	63 (decimal), 3F (hexadecimal)

# **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>OK</sub>	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±400	μΑ
I <sub>OL</sub>	Continuous output low current	$V_O = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-4	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DGV package <sup>(3)</sup>		92	
		DW package <sup>(3)</sup>		57	
$\theta_{JA}$	Package thermal impedance	N package <sup>(3)</sup>		67	°C/W
		PW package <sup>(3)</sup>		83	
		RGY package <sup>(4)</sup>		37	
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.5	6	V
$V_{IH}$	High-level input voltage	$0.7 \times V_{CC}$	$V_{CC} + 0.5$	V
$V_{IL}$	Low-level input voltage	-0.5	$0.3 \times V_{CC}$	V
I <sub>OH</sub>	High-level output current		-1	mA
I <sub>OL</sub>	Low-level output current		25	mA
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-5.

SCPS069C-JULY 2001-REVISED APRIL 2005

## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA	2.5 V to 6 V	-1.2			V
$V_{POR}$	Power-on reset voltage (2)	$V_I = V_{CC}$ or GND, $I_O = 0$	6 V		1.3	2.4	V
I <sub>OH</sub>	P port	V <sub>O</sub> = GND	2.5 V to 6 V	30		300	μΑ
I <sub>OHT</sub>	P-port transient pullup current	High during acknowledge V <sub>OH</sub> = GND	2.5 V		-1		mA
	SDA	V <sub>O</sub> = 0.4 V	2.5 V to 6 V	3			
$I_{OL}$	P port	V <sub>O</sub> = 1 V	5 V	10	25		mA
	INT	V <sub>O</sub> = 0.4 V	2.5 V to 6 V	1.6			
	SCL, SDA					±5	
I	ĪNT	$V_I = V_{CC}$ or GND	2.5 V to 6 V			±5	μΑ
	A0, A1, A2					±5	
I <sub>IHL</sub>	P port	$V_1 \ge V_{CC}$ or $V_1 \le GND$	2.5 V to 6 V			±400	μΑ
	Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$ , $f_{SCL} = 100$ kHz	6.1/		40	100	^
I <sub>CC</sub>	Standby mode	$V_I = V_{CC}$ or GND, $I_O = 0$	6 V		2.5	10	μΑ
Ci	SCL	$V_I = V_{CC}$ or GND	2.5 V to 6 V		1.5	7	pF
_	SDA	V V or CND	2.5 V to 6 V		3	7	~F
C <sub>io</sub>	P port	$V_{IO} = V_{CC}$ or GND	2.5 V 10 6 V		4	10	pF

# I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
f <sub>scl</sub>	I <sup>2</sup> C clock frequency			100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			100	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0	900	ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1	μs
t <sub>icf</sub>	I <sup>2</sup> C input fall time			0.3	μs
t <sub>ocf</sub>	I <sup>2</sup> C output fall time (10-pF to 400-pF bus)			300	ns
t <sub>buf</sub>	I <sup>2</sup> C-bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop-condition setup		4		μs
t <sub>vd</sub>	Valid-data time	SCL low to SDA output valid		3.4	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. The power-on reset circuit resets the I²C-bus logic with  $V_{CC}$  <  $V_{POR}$  and sets all I/Os to logic high (with current source to  $V_{CC}$ ).

# PCF8574A REMOTE 8-BIT I/O EXPANDER FOR I2C BUS

SCPS069C-JULY 2001-REVISED APRIL 2005



# **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 2)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t <sub>pv</sub>	Output data valid	SCL	P port		4	μs
t <sub>su</sub>	Input data setup time	P port	SCL	0		μs
t <sub>h</sub>	Input data hold time	P port	SCL	4		μs
t <sub>iv</sub>	Interrupt valid time	P port	ĪNT		4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	ĪNT		4	μs



## PARAMETER MEASUREMENT INFORMATION





Figure 1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms

P-port data

2



## PARAMETER MEASUREMENT INFORMATION



**Figure 2. Interrupt-Timing Waveforms** 



## PARAMETER MEASUREMENT INFORMATION




Figure 3. Write-Mode Timing



Figure 4. Load Circuits





i.com 22-Aug-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PCF8574ADGVR	ACTIVE	TVSOP	DGV	20		TBD	Call TI	Call TI
PCF8574ADGVRE4	ACTIVE	TVSOP	DGV	20		TBD	Call TI	Call TI
PCF8574ADW	ACTIVE	SOIC	DW	16		TBD	Call TI	Call TI
PCF8574ADWE4	ACTIVE	SOIC	DW	16		TBD	Call TI	Call TI
PCF8574ADWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCF8574ADWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCF8574AN	ACTIVE	PDIP	N	16		TBD	Call TI	Call TI
PCF8574APW	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI
PCF8574APWE4	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI
PCF8574APWR	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI
PCF8574APWRE4	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI
PCF8574ARGYR	ACTIVE	QFN	RGY	20		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BC.



# DW (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated