

				#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.			
0	- Alias -	- Group -	- Encoding -	- Assembly Syntax -	** If #S and cogex, PC += signed(S). If #S and hubex, PC += signed(S*4). If S, PC = register S.		
1	.	Miscellaneous	0000 0000000 000 000000000 000000000	NOP	No operation.	- Description -	
2	.	Math and Logic	EEEE 0000000 C2I DDDDDDDDD SSSSSSSSS	ROR D, (#)S {WC/WZ/WC2}	Rotate right. D = [31:0] of ((D[31:0], D[31:0]) >> S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[0]. *		
3	.	Math and Logic	EEEE 0000001 C2I DDDDDDDDD SSSSSSSSS	ROL D, (#)S {WC/WZ/WC2}	Rotate left. D = [63:32] of ((D[31:0], D[31:0]) << S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[31]. *		
4	.	Math and Logic	EEEE 0000010 C2I DDDDDDDDD SSSSSSSSS	SHR D, (#)S {WC/WZ/WC2}	Shift right. D = [31:0] of ((32'b0, D[31:0]) >> S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[0]. *		
5	.	Math and Logic	EEEE 0000011 C2I DDDDDDDDD SSSSSSSSS	SHL D, (#)S {WC/WZ/WC2}	Shift left. D = [63:32] of ((D[31:0], 32'b0) << S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[31]. *		
6	.	Math and Logic	EEEE 0000100 C2I DDDDDDDDD SSSSSSSSS	RCR D, (#)S {WC/WZ/WC2}	Rotate carry right. D = [31:0] of (((32(C), D[31:0]) >> S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[0]. *		
7	.	Math and Logic	EEEE 0000101 C2I DDDDDDDDD SSSSSSSSS	RCL D, (#)S {WC/WZ/WC2}	Rotate carry left. D = [63:32] of ((D[31:0], (32(C))) << S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[31]. *		
8	.	Math and Logic	EEEE 0000110 C2I DDDDDDDDD SSSSSSSSS	SAR D, (#)S {WC/WZ/WC2}	Shift arithmetic right. D = [31:0] of (((32(D[31]), D[31:0]) >> S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[0]. *		
9	.	Math and Logic	EEEE 0000111 C2I DDDDDDDDD SSSSSSSSS	SAL D, (#)S {WC/WZ/WC2}	Shift arithmetic left. D = [63:32] of ((D[31:0], (32(D[0]))) << S[4:0]). C = last bit shifted out if S[4:0] > 0, else D[31]. *		
10	.	Math and Logic	EEEE 0001000 C2I DDDDDDDDD SSSSSSSSS	ADD D, (#)S {WC/WZ/WC2}	Add S into D. D = D + S. C = carry of (D + S). *		
11	.	Math and Logic	EEEE 0001001 C2I DDDDDDDDD SSSSSSSSS	ADDX D, (#)S {WC/WZ/WC2}	Add (S + C) into D, extended. D = D + S + C. C = carry of (D + S + C). Z = Z AND (result == 0).		
12	.	Math and Logic	EEEE 0001010 C2I DDDDDDDDD SSSSSSSSS	ADDX D, (#)S {WC/WZ/WC2}	ADDS D, (#)S {WC/WZ/WC2}	Add S into D, signed. D = D + S. C = correct sign of (D + S). *	
13	.	Math and Logic	EEEE 0001011 C2I DDDDDDDDD SSSSSSSSS	ADDSD D, (#)S {WC/WZ/WC2}	ADD (S + C) into D, signed and extended. D = D + S + C. C = correct sign of (D + S + C). Z = Z AND (result == 0).		
14	.	Math and Logic	EEEE 0001100 C2I DDDDDDDDD SSSSSSSSS	SUB D, (#)S {WC/WZ/WC2}	Subtract S from D. D = D - S. C = borrow of (D - S). *		
15	.	Math and Logic	EEEE 0001101 C2I DDDDDDDDD SSSSSSSSS	SUBX D, (#)S {WC/WZ/WC2}	Subtract (S + C) from D, extended. D = D - (S + C). C = borrow of (D - (S + C)). Z = Z AND (result == 0).		
16	.	Math and Logic	EEEE 0001110 C2I DDDDDDDDD SSSSSSSSS	SUBS D, (#)S {WC/WZ/WC2}	Subtract S from D, signed. D = D - S. C = correct sign of (D - S). *		
17	.	Math and Logic	EEEE 0001111 C2I DDDDDDDDD SSSSSSSSS	SUBSX D, (#)S {WC/WZ/WC2}	Subtract (S + C) from D, signed and extended. D = D - (S + C). C = correct sign of (D - (S + C)). Z = Z AND (result == 0).		
18	.	Math and Logic	EEEE 0010000 C2I DDDDDDDDD SSSSSSSSS	CMP D, (#)S {WC/WZ/WC2}	Compare D to S. C = borrow of (D - S). Z = (D == S).		
19	.	Math and Logic	EEEE 0010001 C2I DDDDDDDDD SSSSSSSSS	CMPX D, (#)S {WC/WZ/WC2}	Compare D to (S + C), extended. C = borrow of (D - (S + C)). Z = Z AND (D == S + C).		
20	.	Math and Logic	EEEE 0010010 C2I DDDDDDDDD SSSSSSSSS	CMPXS D, (#)S {WC/WZ/WC2}	Compare D to S, signed. C = correct sign of (D - S). Z = (D == S).		
21	.	Math and Logic	EEEE 0010011 C2I DDDDDDDDD SSSSSSSSS	CMPXK D, (#)S {WC/WZ/WC2}	Compare D to (S + C), signed and extended. C = correct sign of (D - (S + C)). Z = Z AND (D == S + C).		
22	.	Math and Logic	EEEE 0010100 C2I DDDDDDDDD SSSSSSSSS	CMPR D, (#)S {WC/WZ/WC2}	Compare S to D (reverse). C = borrow of (S - D). Z = (D == S).		
23	.	Math and Logic	EEEE 0010101 C2I DDDDDDDDD SSSSSSSSS	CMPM D, (#)S {WC/WZ/WC2}	Compare D to S, get MSB of difference into C. C = MSB of (D - S). Z = (D == S).		
24	.	Math and Logic	EEEE 0010110 C2I DDDDDDDDD SSSSSSSSS	SUBR D, (#)S {WC/WZ/WC2}	Subtract D from S (reverse). D = S - D. C = borrow of (S - D). *		
25	.	Math and Logic	EEEE 0010111 C2I DDDDDDDDD SSSSSSSSS	CMPSUB D, (#)S {WC/WZ/WC2}	Compare and subtract S from D if D >= S. If D > S then D = D - S and C = 0, else D same and C = 0. *		
26	.	Math and Logic	EEEE 0011000 C2I DDDDDDDDD SSSSSSSSS	FGE D, (#)S {WC/WZ/WC2}	Force D > S. If D < S then D = S and C = 1, else D same and C = 0. *		
27	.	Math and Logic	EEEE 0011001 C2I DDDDDDDDD SSSSSSSSS	FLE D, (#)S {WC/WZ/WC2}	Force D <= S. If D > S then D = S and C = 1, else D same and C = 0. *		
28	.	Math and Logic	EEEE 0011010 C2I DDDDDDDDD SSSSSSSSS	FGES D, (#)S {WC/WZ/WC2}	Force D > S, signed. If D < S then D = S and C = 1, else D same and C = 0. *		
29	.	Math and Logic	EEEE 0011011 C2I DDDDDDDDD SSSSSSSSS	FLES D, (#)S {WC/WZ/WC2}	Force D <= S, signed. If D > S then D = S and C = 1, else D same and C = 0. *		
30	.	Math and Logic	EEEE 0011100 C2I DDDDDDDDD SSSSSSSSS	SUMC D, (#)S {WC/WZ/WC2}	Sum +/- S into D by C. If C = 1 then D = D - S, else D = D + S. C = correct sign of (D +/- S). *		
31	.	Math and Logic	EEEE 0011101 C2I DDDDDDDDD SSSSSSSSS	SUMNC D, (#)S {WC/WZ/WC2}	Sum +/- S into D by !C. If C = 0 then D = D - S, else D = D + S. C = correct sign of (D +/- S). *		
32	.	Math and Logic	EEEE 0011110 C2I DDDDDDDDD SSSSSSSSS	SUMZ D, (#)S {WC/WZ/WC2}	Sum +/- S into D by Z. If Z = 1 then D = D - S, else D = D + S. C = correct sign of (D +/- S). *		
33	.	Math and Logic	EEEE 0011111 C2I DDDDDDDDD SSSSSSSSS	SUMNZ D, (#)S {WC/WZ/WC2}	Sum +/- S into D by !Z. If Z = 0 then D = D - S, else D = D + S. C = correct sign of (D +/- S). *		
34	.	Math and Logic	EEEE 0100000 C2I DDDDDDDDD SSSSSSSSS	TESTB D, (#)S {WC/WZ}	Test bit S[4:0] of D, write to C/Z. C/Z = D[S4:0].		
35	.	Math and Logic	EEEE 0100001 C2I DDDDDDDDD SSSSSSSSS	TESTBN D, (#)S {WC/WZ}	Test bit S[4:0] of D, write to C/Z. C/Z = !D[S4:0].		
36	.	Math and Logic	EEEE 0100010 C2I DDDDDDDDD SSSSSSSSS	TESTB D, (#)S {ANDC/ANDZ}	Test bit S[4:0] of D, AND into C/Z. C/Z = C/Z AND D[S4:0].		
37	.	Math and Logic	EEEE 0100011 C2I DDDDDDDDD SSSSSSSSS	TESTBN D, (#)S {ANDC/ANDZ}	Test bit S[4:0] of D, AND into C/Z. C/Z = C/Z AND !D[S4:0].		
38	.	Math and Logic	EEEE 0100100 C2I DDDDDDDDD SSSSSSSSS	ORC D, (#)S {OR/ORZ}	Test bit S[4:0] of D, OR into C/Z. C/Z = C/Z OR D[S4:0].		
39	.	Math and Logic	EEEE 0100101 C2I DDDDDDDDD SSSSSSSSS	TESTBN D, (#)S {ORC/ORZ}	Test bit S[4:0] of !D, OR into C/Z. C/Z = C/Z OR !D[S4:0].		
40	.	Math and Logic	EEEE 0100110 C2I DDDDDDDDD SSSSSSSSS	TESTB D, (#)S {XORC/XORZ}	Test bit S[4:0] of D, XOR into C/Z. C/Z = C/Z XOR D[S4:0].		
41	.	Math and Logic	EEEE 0100111 C2I DDDDDDDDD SSSSSSSSS	TESTBN D, (#)S {XORC/XORZ}	Test bit S[4:0] of !D, XOR into C/Z. C/Z = C/Z XOR !D[S4:0].		
42	.	Math and Logic	EEEE 0100000 C2I DDDDDDDDD SSSSSSSSS	BITL D, (#)S {WC2}	Bits D[S9:5]+S[4:0]:S[4:0] = 0. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
43	.	Math and Logic	EEEE 0100001 C2I DDDDDDDDD SSSSSSSSS	BITH D, (#)S {WC2}	Bits D[S9:5]+S[4:0]:S[4:0] = 1. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
44	.	Math and Logic	EEEE 0100010 C2I DDDDDDDDD SSSSSSSSS	BITC D, (#)S {WC2}	Bits D[S9:5]+S[4:0]:S[4:0] = C. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
45	.	Math and Logic	EEEE 0100011 C2I DDDDDDDDD SSSSSSSSS	BITNC D, (#)S {WC2}	Bits D[S9:5]+S[4:0]:S[4:0] = !C. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
46	.	Math and Logic	EEEE 0100100 C2I DDDDDDDDD SSSSSSSSS	BITZ D, (#)S {WC2}	Bits D[S9:5]+S[4:0]:S[4:0] = Z. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
47	.	Math and Logic	EEEE 0100101 C2I DDDDDDDDD SSSSSSSSS	BITNZ D, (#)S {WC2}	Bits D[S9:5]+S[4:0]:S[4:0] = !Z. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
48	.	Math and Logic	EEEE 0100110 C2I DDDDDDDDD SSSSSSSSS	BITRND D, (#)S {WC2}	Bits D[S9:5]+S[4:0]:S[4:0] = RNDs. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
49	.	Math and Logic	EEEE 0100111 C2I DDDDDDDDD SSSSSSSSS	BITNOT D, (#)S {WC2}	Toggle bits D[S9:5]+S[4:0]:S[4:0]. Prior SETQ overrides S[9:5]. C,Z = original D[S4:0].		
50	.	Math and Logic	EEEE 0101000 C2I DDDDDDDDD SSSSSSSSS	AND D, (#)S {WC/WZ/WC2}	AND S into D. D = D & S. C = parity of result. *		
51	.	Math and Logic	EEEE 0101001 C2I DDDDDDDDD SSSSSSSSS	ANDN D, (#)S {WC/WZ/WC2}	AND !S into D. D = D & !S. C = parity of result. *		
52	.	Math and Logic	EEEE 0101010 C2I DDDDDDDDD SSSSSSSSS	OR D, (#)S {WC/WZ/WC2}	OR S into D. D = D S. C = parity of result. *		
53	.	Math and Logic	EEEE 0101011 C2I DDDDDDDDD SSSSSSSSS	XOR D, (#)S {WC/WZ/WC2}	XOR S into D. D = D ^ S. C = parity of result. *		
54	.	Math and Logic	EEEE 0101100 C2I DDDDDDDDD SSSSSSSSS	MUXC D, (#)S {WC/WZ/WC2}	Mux C into each D bit that is '1' in S. D = (IS & D) (S & (32(C))). C = parity of result. *		
55	.	Math and Logic	EEEE 0101101 C2I DDDDDDDDD SSSSSSSSS	MUXNC D, (#)S {WC/WZ/WC2}	Mux !C into each D bit that is '1' in S. D = (!S & D) (S & (32(!C))). C = parity of result. *		
56	.	Math and Logic	EEEE 0101110 C2I DDDDDDDDD SSSSSSSSS	MUXZ D, (#)S {WC/WZ/WC2}	Mux Z into each D bit that is '1' in S. D = (IS & D) (S & (32(Z))). C = parity of result. *		
57	.	Math and Logic	EEEE 0101111 C2I DDDDDDDDD SSSSSSSSS	MUXNZ D, (#)S {WC/WZ/WC2}	Mux !Z into each D bit that is '1' in S. D = (!S & D) (S & (32(!Z))). C = parity of result. *		
58	.	Math and Logic	EEEE 0110000 C2I DDDDDDDDD SSSSSSSSS	MOV D, (#)S {WC/WZ/WC2}	Move S into D. D = S. C = S[31]. *		
59	.	Math and Logic	EEEE 0110001 C2I DDDDDDDDD SSSSSSSSS	NOT D, (#)S {WC/WZ/WC2}	Get IS into D. D = IS. C = IS[31]. *		
60	alias	Math and Logic	EEEE 0110001 C20 DDDDDDDDD DDDDDDDDD	NOT D {WC/WZ/WC2}	Get !D into D. D = !D. C = !D[31]. *		
61	.	Math and Logic	EEEE 0101010 C2I DDDDDDDDD SSSSSSSSS	ABS D, (#)S {WC/WZ/WC2}	Get absolute value of S into D. D = ABS(S). C = S[31]. *		
62	alias	Math and Logic	EEEE 0101010 C20 DDDDDDDDD DDDDDDDDD	ABS D {WC/WZ/WC2}	Get absolute value of D into D. D = ABS(D). C = D[31]. *		
63	.	Math and Logic	EEEE 0110011 C2I DDDDDDDDD SSSSSSSSS	NEG D, (#)S {WC/WZ/WC2}	Negate S into D. D = -S. C = MSB of result. *		
64	alias	Math and Logic	EEEE 0110011 C20 DDDDDDDDD DDDDDDDDD	NEG D {WC/WZ/WC2}	Negate D. D = -D. C = MSB of result. *		

				#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.		
0	- Alias -	- Group -	- Encoding -	- Assembly Syntax -	- Description -	
65	.	Math and Logic	EEEE 0110100 C20 DDDDDDDDD SSSSSSSSS	NEGC D, (#)S {WC/WZ/WCZ}	Negate S by C into D. If C = 1 then D = -S, else D = S. C = MSB of result. *	
66	alias	Math and Logic	EEEE 0110100 C20 DDDDDDDDD DDDDDDDDD	NEGC D {WC/WZ/WCZ}	Negate D by C. If C = 1 then D = -D, else D = D. C = MSB of result. *	
67	.	Math and Logic	EEEE 0110101 C20 DDDDDDDDD SSSSSSSSS	NEGNC D, (#)S {WC/WZ/WCZ}	Negate S by !C into D. If C = 0 then D = -S, else D = S. C = MSB of result. *	
68	alias	Math and Logic	EEEE 0110101 C20 DDDDDDDDD DDDDDDDDD	NEGNC D {WC/WZ/WCZ}	Negate D by !C. If C = 0 then D = -D, else D = D. C = MSB of result. *	
69	.	Math and Logic	EEEE 0110110 C20 DDDDDDDDD SSSSSSSSS	NEGZ D, (#)S {WC/WZ/WCZ}	Negate S by Z into D. If Z = 1 then D = -S, else D = S. C = MSB of result. *	
70	alias	Math and Logic	EEEE 0110110 C20 DDDDDDDDD DDDDDDDDD	NEGZ D {WC/WZ/WCZ}	Negate D by Z. If Z = 1 then D = -D, else D = D. C = MSB of result. *	
71	.	Math and Logic	EEEE 0110111 C20 DDDDDDDDD SSSSSSSSS	NEGZN D, (#)S {WC/WZ/WCZ}	Negate S by !Z into D. If Z = 0 then D = -S, else D = S. C = MSB of result. *	
72	alias	Math and Logic	EEEE 0110111 C20 DDDDDDDDD DDDDDDDDD	NEGZN D {WC/WZ/WCZ}	Negate D by !Z. If Z = 0 then D = -D, else D = D. C = MSB of result. *	
73	.	Math and Logic	EEEE 0111000 C20 DDDDDDDDD SSSSSSSSS	INCMOD D, (#)S {WC/WZ/WCZ}	Increment with modulus. If D = S then D = 0 and C = 1, else D = D + 1 and C = 0. *	
74	.	Math and Logic	EEEE 0111001 C20 DDDDDDDDD SSSSSSSSS	DECMD D, (#)S {WC/WZ/WCZ}	Decrement with modulus. If D = 0 then D = S and C = 1, else D = D - 1 and C = 0. *	
75	.	Math and Logic	EEEE 0111010 C20 DDDDDDDDD SSSSSSSSS	ZERO D, (#)S {WC/WZ/WCZ}	Zero-extend D above bit S[4:0]. C = MSB of result. *	
76	.	Math and Logic	EEEE 0111011 C20 DDDDDDDDD SSSSSSSSS	SIGNX D, (#)S {WC/WZ/WCZ}	Sign-extend D from bit S[4:0]. C = MSB of result. *	
77	.	Math and Logic	EEEE 0111100 C20 DDDDDDDDD SSSSSSSSS	ENCON D, (#)S {WC/WZ/WCZ}	Get bit position of top-most '1' in S into D. D = position of top '1' in S (0..31). C = (S != 0). *	
78	alias	Math and Logic	EEEE 0111100 C20 DDDDDDDDD DDDDDDDDD	ENCON D {WC/WZ/WCZ}	Get bit position of top-most '1' in D into D. D = position of top '1' in S (0..31). C = (S != 0). *	
79	.	Math and Logic	EEEE 0111101 C20 DDDDDDDDD SSSSSSSSS	ONES D, (#)S {WC/WZ/WCZ}	Get number of '1's in S into D. D = number of '1's in S (0..32). C = LSB of result. *	
80	alias	Math and Logic	EEEE 0111101 C20 DDDDDDDDD DDDDDDDDD	ONES D {WC/WZ/WCZ}	Get number of '1's in D into D. D = number of '1's in S (0..32). C = LSB of result. *	
81	.	Math and Logic	EEEE 0111110 C20 DDDDDDDDD SSSSSSSSS	TEST D, (#)S {WC/WZ/WCZ}	Test D with S. C = parity of (D & S). Z = ((D & S) == 0).	
82	alias	Math and Logic	EEEE 0111110 C20 DDDDDDDDD DDDDDDDDD	TEST D {WC/WZ/WCZ}	Test D. C = parity of D. Z = (D == 0).	
83	.	Math and Logic	EEEE 0111111 C20 DDDDDDDDD SSSSSSSSS	TESTN D, (#)S {WC/WZ/WCZ}	Test D with !S. C = parity of (D & !S). Z = ((D & !S) == 0).	
84	.	Math and Logic	EEEE 1000000 NNI DDDDDDDDD SSSSSSSSS	SETNIB D, (#)S,#N	Set S[3:0] into nibble N in D, keeping rest of D same.	
85	alias	Math and Logic	EEEE 1000000 O0I 000000000 SSSSSSSSS	SETNIB (#)S	Set S[3:0] into nibble established by prior ALTSN instruction.	
86	.	Math and Logic	EEEE 100001N NNI DDDDDDDDD SSSSSSSSS	GETNIB D, (#)S,#N	Get nibble N of S into D. D = (28'b0, S.NIBBLE[N]).	
87	alias	Math and Logic	EEEE 1000010 000 DDDDDDDDD 000000000	GETNIB D	Get nibble established by prior ALTN instruction into D.	
88	.	Math and Logic	EEEE 1000100 NNI DDDDDDDDD SSSSSSSSS	ROLNIB D, (#)S,#N	Rotate-left nibble N of S into D. D = [D[27:0], S.NIBBLE[N]].	
89	alias	Math and Logic	EEEE 1000100 000 DDDDDDDDD 000000000	ROLNIB D	Rotate-left nibble established by prior ALTN instruction into D.	
90	.	Math and Logic	EEEE 1000110 NNI DDDDDDDDD SSSSSSSSS	SETBYTE D, (#)S,#N	Set S[7:0] into byte N in D, keeping rest of D same.	
91	alias	Math and Logic	EEEE 1000110 00I 000000000 SSSSSSSSS	SETBYTE (#)S	Set S[7:0] into byte established by prior ALTSB instruction.	
92	.	Math and Logic	EEEE 1000111 NNI DDDDDDDDD SSSSSSSSS	GETBYTE D, (#)S,#N	Get byte N of S into D. D = (24'b0, S.BYTE[N]).	
93	alias	Math and Logic	EEEE 1000111 000 DDDDDDDDD 000000000	GETBYTE D	Get byte established by prior ALTGB instruction into D.	
94	.	Math and Logic	EEEE 1001000 NNI DDDDDDDDD SSSSSSSSS	ROLEBYTE D, (#)S,#N	Rotate-left byte N of S into D. D = [D[23:0], S.BYTE[N]].	
95	alias	Math and Logic	EEEE 1001000 000 DDDDDDDDD 000000000	ROLEBYTE D	Rotate-left byte established by prior ALTGB instruction into D.	
96	.	Math and Logic	EEEE 1001001 ONI DDDDDDDDD SSSSSSSSS	SETWORD D, (#)S,#N	Set S[15:0] into word N in D, keeping rest of D same.	
97	alias	Math and Logic	EEEE 1001001 OOI 000000000 SSSSSSSSS	SETWORD (#)S	Set S[15:0] into word established by prior ALTSW instruction.	
98	.	Math and Logic	EEEE 1001001 1NI DDDDDDDDD SSSSSSSSS	GETWORD D, (#)S,#N	Get word N of S into D. D = (16'b0, S.WORD[N]).	
99	alias	Math and Logic	EEEE 1001001 100 DDDDDDDDD 000000000	GETWORD D	Get word established by prior ALTGW instruction into D.	
100	.	Math and Logic	EEEE 1001010 ONI DDDDDDDDD SSSSSSSSS	ROLWORD D, (#)S,#N	Rotate-left word N of S into D. D = (D[15:0], S.WORD[N]).	
101	alias	Math and Logic	EEEE 1001010 000 DDDDDDDDD 000000000	ROLWORD D	Rotate-left word established by prior ALTG instruction into D.	
102	.	Register Indirection	EEEE 1001010 10I DDDDDDDDD SSSSSSSSS	ALTSN D, (#)S	Alter subsequent SETNIB instruction. Next D field = (D[11:3] + S) & \$1FF, N field = D[2:0].	D += sign-extended S[17:9].
103	alias	Register Indirection	EEEE 1001010 10I DDDDDDDDD 000000000	ALTSN D	Alter subsequent SETNIB instruction. Next D field = D[11:3], N field = D[2:0].	
104	.	Register Indirection	EEEE 1001010 11I DDDDDDDDD SSSSSSSSS	ALTGN D, (#)S	Alter subsequent GETNIB/ROLNIB instruction. Next S field = (D[11:3] + S) & \$1FF, N field = D[2:0].	D += sign-extended S[17:9].
105	alias	Register Indirection	EEEE 1001010 11I DDDDDDDDD 000000000	ALTGN D	Alter subsequent GETNIB/ROLNIB instruction. Next S field = D[11:3], N field = D[2:0].	
106	.	Register Indirection	EEEE 1001011 00I DDDDDDDDD SSSSSSSSS	ALTSB D, (#)S	Alter subsequent SETBYTE instruction. Next D field = (D[10:2] + S) & \$1FF, N field = D[1:0].	D += sign-extended S[17:9].
107	alias	Register Indirection	EEEE 1001011 00I DDDDDDDDD 000000000	ALTSB D	Alter subsequent SETBYTE instruction. Next D field = D[10:2], N field = D[1:0].	
108	.	Register Indirection	EEEE 1001011 01I DDDDDDDDD SSSSSSSSS	ALTGB D, (#)S	Alter subsequent GETBYTE/ROLEBYTE instruction. Next S field = (D[10:2] + S) & \$1FF, N field = D[1:0]. D += sign-extended S[17:9].	
109	alias	Register Indirection	EEEE 1001011 01I DDDDDDDDD 000000000	ALTGB D	Alter subsequent GETBYTE/ROLEBYTE instruction. Next S field = D[10:2], N field = D[1:0].	
110	.	Register Indirection	EEEE 1001011 10I DDDDDDDDD SSSSSSSSS	ALTSW D, (#)S	Alter subsequent SETWORD instruction. Next D field = (D[9:1] + S) & \$1FF, N field = D[0].	D += sign-extended S[17:9].
111	alias	Register Indirection	EEEE 1001011 10I DDDDDDDDD 000000000	ALTSW D	Alter subsequent SETWORD instruction. Next D field = D[9:1], N field = D[0].	
112	.	Register Indirection	EEEE 1001011 11I DDDDDDDDD SSSSSSSSS	ALTGW D, (#)S	Alter subsequent GETWORD/ROLWORD instruction. Next S field = ((D[9:1] + S) & \$1FF), N field = D[0].	D += sign-extended S[17:9].
113	alias	Register Indirection	EEEE 1001011 11I DDDDDDDDD 000000000	ALTGW D	Alter subsequent GETWORD/ROLWORD instruction. Next S field = D[9:1], N field = D[0].	
114	.	Register Indirection	EEEE 1001100 00I DDDDDDDDD SSSSSSSSS	ALTR D, (#)S	Alter result register address (normally D field) of next instruction to (D + S) & \$1FF.	D += sign-extended S[17:9].
115	alias	Register Indirection	EEEE 1001100 00I DDDDDDDDD 000000000	ALTR D	Alter result register address (normally D field) of next instruction to D[8:0].	
116	.	Register Indirection	EEEE 1001100 01I DDDDDDDDD SSSSSSSSS	ALTD D, (#)S	Alter D field of next instruction to (D + S) & \$1FF.	D += sign-extended S[17:9].
117	alias	Register Indirection	EEEE 1001100 01I DDDDDDDDD 000000000	ALTD D	Alter D field of next instruction to D[8:0].	
118	.	Register Indirection	EEEE 1001100 10I DDDDDDDDD SSSSSSSSS	ALTS D, (#)S	Alter S field of next instruction to (D + S) & \$1FF.	D += sign-extended S[17:9].
119	alias	Register Indirection	EEEE 1001100 10I DDDDDDDDD 000000000	ALTS D	Alter S field of next instruction to D[8:0].	
120	.	Register Indirection	EEEE 1001100 11I DDDDDDDDD SSSSSSSSS	ALTB D, (#)S	Alter D field of next instruction to (D[13:5] + S) & \$1FF.	D += sign-extended S[17:9].
121	alias	Register Indirection	EEEE 1001100 11I DDDDDDDDD 000000000	ALTB D	Alter D field of next instruction to D[13:5].	
122	.	Register Indirection	EEEE 1001101 00I DDDDDDDDD SSSSSSSSS	ALTI D, (#)S	Substitute next instruction's I/R/D/S fields with fields from D, per S. Modify D per S.	
123	alias	Register Indirection	EEEE 1001101 00I DDDDDDDDD 101100100	ALTI D	Execute D in place of next instruction. D stays same.	
124	.	Math and Logic	EEEE 1001101 01I DDDDDDDDD SSSSSSSSS	SETR D, (#)S	Set R field of D to S[8:0]. D = (D[31:28], S[8:0], D[18:0]).	
125	.	Math and Logic	EEEE 1001101 01I DDDDDDDDD SSSSSSSSS	SETD D, (#)S	Set D field of D to S[8:0]. D = (D[31:18], S[8:0], D[8:0]).	
126	.	Math and Logic	EEEE 1001101 11I DDDDDDDDD SSSSSSSSS	SETS D, (#)S	Set S field of D to S[8:0]. D = (D[31:9], S[8:0]).	
127	.	Math and Logic	EEEE 1001100 00I DDDDDDDDD SSSSSSSSS	DECOD D, (#)S	Decode S[4:0] into D. D = 1 << S[4:0].	
128	alias	Math and Logic	EEEE 1001100 000 DDDDDDDDD DDDDDDDDD	DECOD D	Decode D[4:0] into D. D = 1 << D[4:0].	

0	- Alias -	- Group -	- Encoding -	#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.	<p style="text-align: center;">* Z = (result == 0). ** If #S and cogex, PC += signed(S). If #S and hubex, PC += signed(S*4). If S, PC = register S.</p>	
					- Assembly Syntax -	- Description -
129	.	Math and Logic	EEEE 1001110 010 DDDDDDDDD SSSSSSSSS	BMASK D, (#)S	Get LSB-justified bit mask of size (S[4:0] + 1) into D. D = (\$0000_0002 << S[4:0]) - 1.	
130	alias	Math and Logic	EEEE 1001110 010 DDDDDDDDD DDDDDDDDD	BMASK D	Get LSB-justified bit mask of size (D[4:0] + 1) into D. D = (\$0000_0002 << D[4:0]) - 1.	
131	.	Math and Logic	EEEE 1001110 101 DDDDDDDDD SSSSSSSSS	CRCBIT D, (#)S	Iterate CRC value in D using C and polynomial in S. If (C XOR D[0]) then D = (D >> 1) XOR S, else D = (D >> 1).	
132	.	Math and Logic	EEEE 1001110 111 DDDDDDDDD SSSSSSSSS	CRCNIB D, (#)S	Iterate CRC value in D using Q[31:28] and polynomial in S. Like CRCBIT, but 4x. Q = Q << 4. Use SETQ+CRCNIB+CRCNIB+CRCNIB...	
133	.	Math and Logic	EEEE 1001111 001 DDDDDDDDD SSSSSSSSS	MUXNITS D, (#)S	For each non-zero bit pair in S, copy that bit pair into the corresponding D bits, else leave that D bit pair the same.	
134	.	Math and Logic	EEEE 1001111 011 DDDDDDDDD SSSSSSSSS	MUXNIBS D, (#)S	For each non-zero nibble in S, copy that nibble into the corresponding D nibble, else leave that D nibble the same.	
135	.	Math and Logic	EEEE 1001111 101 DDDDDDDDD SSSSSSSSS	MUXQ D, (#)S	Used after SETQ. For each '1' bit in Q, copy the corresponding bit in S into D. D = (D & !Q) (S & Q).	
136	.	Math and Logic	EEEE 1001111 111 DDDDDDDDD SSSSSSSSS	MOVEBITS D, (#)S	Move bytes within D, per S. D = (D.BYTE[S7:6]), D.BYTE[S5:4]], D.BYTE[S3:2]], D.BYTE[S1:0]]).	
137	.	Math and Logic	EEEE 1010000 021 DDDDDDDDD SSSSSSSSS	MUL D, (#)S {WZ}	D = unsigned (D[15:0] * S[15:0]). Z = (S == 0) (D == 0).	
138	.	Math and Logic	EEEE 1010000 121 DDDDDDDDD SSSSSSSSS	MULS D, (#)S {WZ}	D = signed (D[15:0] * S[15:0]). Z = (S == 0) (D == 0).	
139	.	Math and Logic	EEEE 1010001 021 DDDDDDDDD SSSSSSSSS	SCA D, (#)S {WZ}	Next instruction's S value = unsigned (D[15:0] * S[15:0]) >> 16. *	
140	.	Math and Logic	EEEE 1010001 121 DDDDDDDDD SSSSSSSSS	SCAS D, (#)S {WZ}	Next instruction's S value = signed (D[15:0] * S[15:0]) >> 14. In this scheme, \$4000 = 1.0 and \$C000 = -1.0. *	
141	.	Pixel Mixer	EEEE 1010010 001 DDDDDDDDD SSSSSSSSS	ADDPIX D, (#)S	Add bytes of S into bytes of D, with \$FF saturation.	
142	.	Pixel Mixer	EEEE 1010010 011 DDDDDDDDD SSSSSSSSS	MULPIX D, (#)S	Multiply bytes of S into bytes of D, where \$FF = 1.0.	
143	.	Pixel Mixer	EEEE 1010010 101 DDDDDDDDD SSSSSSSSS	BLNPIX D, (#)S	Alpha-blend bytes of S into bytes of D, using SETPIV value.	
144	.	Pixel Mixer	EEEE 1010010 111 DDDDDDDDD SSSSSSSSS	MIXPIX D, (#)S	Mix bytes of S into bytes of D, using SETPIX and SETPIV values.	
145	.	Events - Configuration	EEEE 1010011 001 DDDDDDDDD SSSSSSSSS	ADDC1 D, (#)S	Set CT1 event to trigger on CT = D + S. Adds S into D.	
146	.	Events - Configuration	EEEE 1010011 011 DDDDDDDDD SSSSSSSSS	ADDC2 D, (#)S	Set CT2 event to trigger on CT = D + S. Adds S into D.	
147	.	Events - Configuration	EEEE 1010011 101 DDDDDDDDD SSSSSSSSS	ADDC3 D, (#)S	Set CT3 event to trigger on CT = D + S. Adds S into D.	
148	.	Hub RAM - Write	EEEE 1010011 111 DDDDDDDDD SSSSSSSSS	WMLONG D, (#)S/P	Write only non-\$00 bytes in D[31:0] to hub address (#)S/PTRx. Prior SETQ/SETQ2 invokes cog/LUT block transfer.	
149	.	Smart Pins	EEEE 1010101 CO1 DDDDDDDDD SSSSSSSSS	RQPIN D, (#)S {WC}	Read smart pin S[5:0] result "Z" into D, don't acknowledge smart pin ("Q" in RQPIN means "quiet"). C = modal result.	
150	.	Smart Pins	EEEE 1010100 C11 DDDDDDDDD SSSSSSSSS	RDPIN D, (#)S {WC}	Read smart pin S[5:0] result "Z" into D, acknowledge smart pin. C = modal result.	
151	.	Lookup Table	EEEE 1010101 C21 DDDDDDDDD SSSSSSSSS	RDLTU D, (#)S/P (WC/WZ/WC2)	Read data from LUT address (#)S/PTRx into D. C = MSB of data. *	
152	.	Hub RAM - Read	EEEE 1010110 C21 DDDDDDDDD SSSSSSSSS	RDBYTE D, (#)S/P (WC/WZ/WC2)	Read zero-extended byte from hub address (#)S/PTRx into D. C = MSB of byte. *	
153	.	Hub RAM - Read	EEEE 1010111 C21 DDDDDDDDD SSSSSSSSS	RDWORD D, (#)S/P (WC/WZ/WC2)	Read zero-extended word from hub address (#)S/PTRx into D. C = MSB of word. *	
154	.	Hub RAM - Read	EEEE 1011000 C21 DDDDDDDDD SSSSSSSSS	RDLONG D, (#)S/P (WC/WZ/WC2)	Read long from hub address (#)S/PTRx into D. C = MSB of long. * Prior SETQ/SETQ2 invokes cog/LUT block transfer.	
155	alias	Hub RAM - Read	EEEE 1011001 C21 DDDDDDDDD 101011111	POPA D (WC/WZ/WC2)	Read long from hub address --PTRx into D. C = MSB of long. *	
156	alias	Hub RAM - Read	EEEE 1011001 C21 DDDDDDDDD 111011111	POPB D (WC/WZ/WC2)	Read long from hub address --PTRB into D. C = MSB of long. *	
157	.	Branch S - Call	EEEE 1011001 C21 DDDDDDDDD SSSSSSSSS	CALLD D, (#)S (WC/WZ/WC2)	Call to S** by writing (C, Z, 10'b0, PC[19:0]) to D. C = S[31], Z = S[30].	
158	alias	Branch S - Resume	EEEE 1011001 110 111110000 111100001	RES13	Resume from INT3. (CALLD \$1F0,\$1F1 WC,W2)	
159	alias	Branch S - Resume	EEEE 1011001 110 111110010 111100111	RES12	Resume from INT2. (CALLD \$1F2,\$1F3 WC,W2)	
160	alias	Branch S - Resume	EEEE 1011001 110 111110100 111101011	RES11	Resume from INT1. (CALLD \$1F4,\$1F5 WC,W2)	
161	alias	Branch S - Resume	EEEE 1011001 110 111111110 111111111	RES10	Resume from INTO. (CALLD \$1F6,\$1F7 WC,W2)	
162	alias	Branch S - Return	EEEE 1011001 110 111111111 111100001	RETI3	Return from INT3. (CALLD \$1FF,\$1F1 WC,W2)	
163	alias	Branch S - Return	EEEE 1011001 110 111111111 111100111	RETI2	Return from INT2. (CALLD \$1FF,\$1F3 WC,W2)	
164	alias	Branch S - Return	EEEE 1011001 110 111111111 111101011	RETI1	Return from INT1. (CALLD \$1FF,\$1F5 WC,W2)	
165	alias	Branch S - Return	EEEE 1011001 110 111111111 111111111	RETI0	Return from INTO. (CALLD \$1FF,\$1F7 WC,W2)	
166	.	Branch S - Call	EEEE 1011010 O11 DDDDDDDDD SSSSSSSSS	CALLPA (#)D, (#)S	Call to S** by pushing (C, Z, 10'b0, PC[19:0]) onto stack, copy D to PA.	
167	.	Branch S - Call	EEEE 1011010 111 DDDDDDDDD SSSSSSSSS	CALLPB (#)D, (#)S	Call to S** by pushing (C, Z, 10'b0, PC[19:0]) onto stack, copy D to PB.	
168	.	Branch S - Mod & Test	EEEE 1011011 001 DDDDDDDDD SSSSSSSSS	DJZ D, (#)S	Decrement D and jump to S** if result is zero.	
169	.	Branch S - Mod & Test	EEEE 1011011 011 DDDDDDDDD SSSSSSSSS	DJNZ D, (#)S	Decrement D and jump to S** if result is not zero.	
170	.	Branch S - Mod & Test	EEEE 1011011 101 DDDDDDDDD SSSSSSSSS	DJF D, (#)S	Decrement D and jump to S** if result is \$FFFF_FFFF.	
171	.	Branch S - Mod & Test	EEEE 1011011 111 DDDDDDDDD SSSSSSSSS	DJNF D, (#)S	Decrement D and jump to S** if result is not \$FFFF_FFFF.	
172	.	Branch S - Mod & Test	EEEE 1011010 001 DDDDDDDDD SSSSSSSSS	IJZ D, (#)S	Increment D and jump to S** if result is zero.	
173	.	Branch S - Mod & Test	EEEE 1011010 011 DDDDDDDDD SSSSSSSSS	IJNZ D, (#)S	Increment D and jump to S** if result is not zero.	
174	.	Branch S - Test	EEEE 1011010 101 DDDDDDDDD SSSSSSSSS	TJZ D, (#)S	Test D and jump to S** if D is zero.	
175	.	Branch S - Test	EEEE 1011101 111 DDDDDDDDD SSSSSSSSS	TJNZ D, (#)S	Test D and jump to S** if D is not zero.	
176	.	Branch S - Test	EEEE 1011101 001 DDDDDDDDD SSSSSSSSS	TJF D, (#)S	Test D and jump to S** if D is full (D == \$FFFF_FFFF).	
177	.	Branch S - Test	EEEE 1011101 011 DDDDDDDDD SSSSSSSSS	TJNF D, (#)S	Test D and jump to S** if D is not full (D != \$FFFF_FFFF).	
178	.	Branch S - Test	EEEE 1011101 101 DDDDDDDDD SSSSSSSSS	TJS D, (#)S	Test D and jump to S** if D is signed (D[31] = 1).	
179	.	Branch S - Test	EEEE 1011101 111 DDDDDDDDD SSSSSSSSS	TJNS D, (#)S	Test D and jump to S** if D is not signed (D[31] = 0).	
180	.	Branch S - Test	EEEE 1011101 001 DDDDDDDDD SSSSSSSSS	TJV D, (#)S	Test D and jump to S** if D overflowed (D[31] != C, C = 'correct sign' from last addition/subtraction).	
181	.	Events - Branch	EEEE 1011110 011 000000000 SSSSSSSSS	JINT (#)S	Jump to S** if INT event flag is set.	
182	.	Events - Branch	EEEE 1011110 011 000000001 SSSSSSSSS	JCT1 (#)S	Jump to S** if CT1 event flag is set.	
183	.	Events - Branch	EEEE 1011110 011 000000010 SSSSSSSSS	JCT2 (#)S	Jump to S** if CT2 event flag is set.	
184	.	Events - Branch	EEEE 1011110 011 000000011 SSSSSSSSS	JCT3 (#)S	Jump to S** if CT3 event flag is set.	
185	.	Events - Branch	EEEE 1011110 011 000000100 SSSSSSSSS	JSE1 (#)S	Jump to S** if SE1 event flag is set.	
186	.	Events - Branch	EEEE 1011110 011 000000101 SSSSSSSSS	JSE2 (#)S	Jump to S** if SE2 event flag is set.	
187	.	Events - Branch	EEEE 1011110 011 000000110 SSSSSSSSS	JSE3 (#)S	Jump to S** if SE3 event flag is set.	
188	.	Events - Branch	EEEE 1011110 011 000000111 SSSSSSSSS	JSE4 (#)S	Jump to S** if SE4 event flag is set.	
189	.	Events - Branch	EEEE 1011110 011 000001000 SSSSSSSSS	JPAT (#)S	Jump to S** if PAT event flag is set.	
190	.	Events - Branch	EEEE 1011110 011 000001001 SSSSSSSSS	JFBW (#)S	Jump to S** if FBW event flag is set.	
191	.	Events - Branch	EEEE 1011110 011 000001010 SSSSSSSSS	JXMT (#)S	Jump to S** if XMT event flag is set.	
192	.	Events - Branch	EEEE 1011110 011 000001011 SSSSSSSSS	JXFI (#)S	Jump to S** if XFI event flag is set.	

0	- Alias -	- Group -	- Encoding -	#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.	- Assembly Syntax -	- Description -	
						** If #S and cogex, PC += signed(S). If #S and hubex, PC += signed(S*4). If S, PC = register S.	
193	.	Events - Branch	EEEE 1011110 01I 000001100 SSSSSSSS	JXRO (#)S	Jump to S** if XRO event flag is set.		
194	.	Events - Branch	EEEE 1011110 01I 000001101 SSSSSSSS	JXRL (#)S	Jump to S** if XRL event flag is set.		
195	.	Events - Branch	EEEE 1011110 01I 000001110 SSSSSSSS	JATN (#)S	Jump to S** if ATN event flag is set.		
196	.	Events - Branch	EEEE 1011110 01I 000001111 SSSSSSSS	JQMT (#)S	Jump to S** if QMT event flag is set.		
197	.	Events - Branch	EEEE 1011110 01I 000010000 SSSSSSSS	JNINT (#)S	Jump to S** if INT event flag is clear.		
198	.	Events - Branch	EEEE 1011110 01I 000010001 SSSSSSSS	JNC11 (#)S	Jump to S** if CT1 event flag is clear.		
199	.	Events - Branch	EEEE 1011110 01I 000010010 SSSSSSSS	JNC22 (#)S	Jump to S** if CT2 event flag is clear.		
200	.	Events - Branch	EEEE 1011110 01I 000010011 SSSSSSSS	JNC33 (#)S	Jump to S** if CT3 event flag is clear.		
201	.	Events - Branch	EEEE 1011110 01I 000010100 SSSSSSSS	JNSE1 (#)S	Jump to S** if SE1 event flag is clear.		
202	.	Events - Branch	EEEE 1011110 01I 000010101 SSSSSSSS	JNSE2 (#)S	Jump to S** if SE2 event flag is clear.		
203	.	Events - Branch	EEEE 1011110 01I 000010110 SSSSSSSS	JNSE3 (#)S	Jump to S** if SE3 event flag is clear.		
204	.	Events - Branch	EEEE 1011110 01I 000010111 SSSSSSSS	JNSE4 (#)S	Jump to S** if SE4 event flag is clear.		
205	.	Events - Branch	EEEE 1011110 01I 000011000 SSSSSSSS	JNPAT (#)S	Jump to S** if PAT event flag is clear.		
206	.	Events - Branch	EEEE 1011110 01I 000011001 SSSSSSSS	JNFBW (#)S	Jump to S** if FBW event flag is clear.		
207	.	Events - Branch	EEEE 1011110 01I 000011010 SSSSSSSS	JNXMT (#)S	Jump to S** if XMT event flag is clear.		
208	.	Events - Branch	EEEE 1011110 01I 000011011 SSSSSSSS	JNXFI (#)S	Jump to S** if XFI event flag is clear.		
209	.	Events - Branch	EEEE 1011110 01I 000011100 SSSSSSSS	JNXRO (#)S	Jump to S** if XRO event flag is clear.		
210	.	Events - Branch	EEEE 1011110 01I 000011101 SSSSSSSS	JNXRL (#)S	Jump to S** if XRL event flag is clear.		
211	.	Events - Branch	EEEE 1011110 01I 000011110 SSSSSSSS	JNATN (#)S	Jump to S** if ATN event flag is clear.		
212	.	Events - Branch	EEEE 1011110 01I 000011111 SSSSSSSS	JNQMT (#)S	Jump to S** if QMT event flag is clear.		
213	.	Miscellaneous	EEEE 1011110 OLI DDDDDDDDD SSSSSSSS	<empty> (#)D, (#)S	<empty>		
214	.	Miscellaneous	EEEE 1011110 OLI DDDDDDDDD SSSSSSSS	<empty> (#)D, (#)S	<empty>		
215	.	Events - Configuration	EEEE 1011111 1LI DDDDDDDDD SSSSSSSS	SETPAT (#)D, (#)S	Set pin pattern for PAT event. C selects INA/INB, Z selects /=!=, D provides mask value, S provides match value.		
216	alias	Smart Pins	EEEE 1100000 01I 000000001 SSSSSSSS	AKPIN (#)S	Acknowledge smart pins S[10:6]+S[5:0]..S[5:0].	Wraps within A/B pins. Prior SETQ overrides S[10:6].	
217	.	Smart Pins	EEEE 1100000 01I DDDDDDDDD SSSSSSSS	WRPIN (#)D, (#)S	Set mode of smart pins S[10:6]+S[5:0]..S[5:0] to D, acknowledge smart pins. Wraps within A/B pins. Prior SETQ overrides S[10:6].		
218	.	Smart Pins	EEEE 1100000 1LI DDDDDDDDD SSSSSSSS	WXPIN (#)D, (#)S	Set "X" of smart pins S[10:6]+S[5:0]..S[5:0] to D, acknowledge smart pins. Wraps within A/B pins. Prior SETQ overrides S[10:6].		
219	.	Smart Pins	EEEE 1100001 0LI DDDDDDDDD SSSSSSSS	WYPIN (#)D, (#)S	Set "Y" of smart pins S[10:6]+S[5:0]..S[5:0] to D, acknowledge smart pins. Wraps within A/B pins. Prior SETQ overrides S[10:6].		
220	.	Lookup Table	EEEE 1100001 1LI DDDDDDDDD SSSSSSSS	WRLUT (#)D, (#)S/P	Write D to LUT address (#)S/PTRx.		
221	.	Hub RAM - Write	EEEE 1100010 OLI DDDDDDDDD SSSSSSSS	WRBYTE (#)D, (#)S/P	Write byte in D[7:0] to hub address (#)S/PTRx.		
222	.	Hub RAM - Write	EEEE 1100010 1LI DDDDDDDDD SSSSSSSS	WRWORD (#)D, (#)S/P	Write word in D[15:0] to hub address (#)S/PTRx.		
223	.	Hub RAM - Write	EEEE 1100010 1LI DDDDDDDDD SSSSSSSS	WRLONG (#)D, (#)S/P	Write long in D[31:0] to hub address (#)S/PTRx.	Prior SETQ/SETQ2 invokes cog/LUT block transfer.	
224	alias	Hub RAM - Write	EEEE 1100011 OLI DDDDDDDDD 101100001	PUSH1 (#)D	Write long in D[31:0] to hub address PTRA++.		
225	alias	Hub RAM - Write	EEEE 1100011 OLI DDDDDDDDD 111100001	PUSH2 (#)D	Write long in D[31:0] to hub address PTRB++.		
226	.	Hub FIFO - New Read	EEEE 1100011 1LI DDDDDDDDD SSSSSSSS	RDFAST (#)D, (#)S	Begin new fast hub read via FIFO. D[31] = no wait, D[13:0] = block size in 64-byte units (0 = max), S[19:0] = block start address.		
227	.	Hub FIFO - New Write	EEEE 1100101 OLI DDDDDDDDD SSSSSSSS	WRFAST (#)D, (#)S	Begin new fast hub write via FIFO. D[31] = no wait, D[13:0] = block size in 64-byte units (0 = max), S[19:0] = block start address.		
228	.	Hub FIFO - New Block	EEEE 1100100 1LI DDDDDDDDD SSSSSSSS	FBLOCK (#)D, (#)S	Set next block for when block wraps. D[13:0] = block size in 64-byte units (0 = max), S[19:0] = block start address.		
229	.	Streamer	EEEE 1100101 OLI DDDDDDDDD SSSSSSSS	XINIT (#)D, (#)S	Issue streamer command immediately, zeroing phase.		
230	alias	Streamer	EEEE 1100101 01I 000000000 000000000	XSTOP	Stop streamer immediately.		
231	.	Streamer	EEEE 1100101 1LI DDDDDDDDD SSSSSSSS	XZERO (#)D, (#)S	Buffer new streamer command to be issued on final NCO rollover of current command, zeroing phase.		
232	.	Streamer	EEEE 1100110 OLI DDDDDDDDD SSSSSSSS	XCONT (#)D, (#)S	Buffer new streamer command to be issued on final NCO rollover of current command, continuing phase.		
233	.	Branch Repeat	EEEE 1100110 1LI DDDDDDDDD SSSSSSSS	REP (#)D, (#)S	Execute next D[8:0] instructions S times. If S = 0, repeat instructions infinitely. If D[8:0] = 0, nothing repeats.		
234	.	Hub Control - Cogs	EEEE 1100111 CLI DDDDDDDDD SSSSSSSS	COGINIT (#)D, (#)S (WC)	Start cog selected by D. S[19:0] sets hub startup address and PTR of cog. Prior SETQ sets PTRA of cog.		
235	.	CORDIC Solver	EEEE 1101000 OLI DDDDDDDDD SSSSSSSS	QMUL (#)D, (#)S	Begin CORDIC unsigned multiplication of D * S. GETQX/GETQY retrieves lower/upper product.		
236	.	CORDIC Solver	EEEE 1101000 1LI DDDDDDDDD SSSSSSSS	QDIV (#)D, (#)S	Begin CORDIC unsigned division of (SETQ value or 32'b0, D) / S. GETQX/GETQY retrieves quotient/remainder.		
237	.	CORDIC Solver	EEEE 1101001 OLI DDDDDDDDD SSSSSSSS	QFRAC (#)D, (#)S	Begin CORDIC unsigned division of (D, SETQ value or 32'b0) / S. GETQX/GETQY retrieves quotient/remainder.		
238	.	CORDIC Solver	EEEE 1101001 1LI DDDDDDDDD SSSSSSSS	QSQRT (#)D, (#)S	Begin CORDIC square root of (S, D). GETQX retrieves root.		
239	.	CORDIC Solver	EEEE 1101010 OLI DDDDDDDDD SSSSSSSS	QROTATE (#)D, (#)S	Begin CORDIC rotation of point (D, SETQ value or 32'b0) by angle S. GETQX/GETQY retrieves X/Y.		
240	.	CORDIC Solver	EEEE 1101010 1LI DDDDDDDDD SSSSSSSS	QVECTOR (#)D, (#)S	Begin CORDIC vectoring of point (D, S). GETQX/GETQY retrieves length/angle.		
241	.	Hub Control - Multi	EEEE 1101011 OOL DDDDDDDDD 000000000	HUBSET (#)D	Set hub configuration to D.		
242	.	Hub Control - Cogs	EEEE 1101011 COL DDDDDDDDD 000000001	COGID (#)D	If D is register and no WC, get cog ID (0 to 15) into D. If WC, check status of cog D[3:0], C = 1 if on.		
243	.	Hub Control - Cogs	EEEE 1101011 OOL DDDDDDDDD 000000011	COGSTOP (#)D	Stop cog D[3:0].		
244	.	Hub Control - Locks	EEEE 1101011 COO DDDDDDDDD 000000100	LOCKNEW D (WC)	Request a LOCK. D will be written with the LOCK number (0 to 15). C = 1 if no LOCK available.		
245	.	Hub Control - Locks	EEEE 1101011 OOL DDDDDDDDD 000000101	LOCKRET (#)D	Return LOCK D[3:0] for reallocation.		
246	.	Hub Control - Locks	EEEE 1101011 COL DDDDDDDDD 000000110	LOCKTR (#)D (WC)	Try to get LOCK D[3:0]. C = 1 if got LOCK. LOCKREL releases LOCK. LOCK is also released if owner cog stops or restarts.		
247	.	Hub Control - Locks	EEEE 1101011 COL DDDDDDDDD 000000111	LOCKREL (#)D (WC)	If D is a register and WC, get current/last cog id of LOCK owner into D and LOCK status into C.		
248	.	CORDIC Solver	EEEE 1101011 OOL DDDDDDDDD 000001110	QLOG (#)D	Begin CORDIC number-to-logarithm conversion of D. GETQX retrieves log (5'whole_exponent, 27'fractional_exponent).		
249	.	CORDIC Solver	EEEE 1101011 OOL DDDDDDDDD 000001111	QEXP (#)D	Begin CORDIC logarithm-to-number conversion of D. GETQX retrieves number.		
250	.	Hub FIFO - Read	EEEE 1101011 C20 DDDDDDDDD 000010000	RFBYTE D (WC/WZ/WC2)	Used after RDFAST. Read zero-extended byte from FIFO into D. C = MSB of byte. *		
251	.	Hub FIFO - Read	EEEE 1101011 C20 DDDDDDDDD 000010001	RFWORD D (WC/WZ/WC2)	Used after RDFAST. Read zero-extended word from FIFO into D. C = MSB of word. *		
252	.	Hub FIFO - Read	EEEE 1101011 C20 DDDDDDDDD 000010010	RFLONG D (WC/WZ/WC2)	Used after RDFAST. Read long from FIFO into D. C = MSB of long. *		
253	.	Hub FIFO - Read	EEEE 1101011 C20 DDDDDDDDD 000010011	RFVARB D (WC/WZ/WC2)	Used after RDFAST. Read zero-extended 1..4-byte value from FIFO into D. C = 0. *		
254	.	Hub FIFO - Read	EEEE 1101011 C20 DDDDDDDDD 000010100	RFVARB D (WC/WZ/WC2)	Used after RDFAST. Read sign-extended 1..4-byte value from FIFO into D. C = MSB of value. *		
255	.	Hub FIFO - Write	EEEE 1101011 OOL DDDDDDDDD 000010101	WFBYTE (#)D	Used after WRFAST. Write byte in D[7:0] into FIFO.		
256	.	Hub FIFO - Write	EEEE 1101011 OOL DDDDDDDDD 000010110	WFWORD (#)D	Used after WRFAST. Write word in D[15:0] into FIFO.		

0	- Alias -	- Group -	- Encoding -	#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.	- Assembly Syntax -	* Z = (result == 0). ** If #S and cogex, PC += signed(S). If #S and hubex, PC += signed(S*4). If S, PC = register S.	
						- Description -	
257	.	Hub FIFO - Write	EEEE 1101011 00L DDDDDDDDD 000010111	WFLONG (#)D	Used after WRFAST. Write long in D[31:0] into FIFO.		
258	.	CORDIC Solver	EEEE 1101011 C20 DDDDDDDDD 000011000	GETQX D (WC/WZ/WCZ)	Retrieve CORDIC result X into D. Waits, in case result not ready. C = X[31]. *		
259	.	CORDIC Solver	EEEE 1101011 C20 DDDDDDDDD 000011001	GETQY D (WC/WZ/WCZ)	Retrieve CORDIC result Y into D. Waits, in case result not ready. C = Y[31]. *		
260	.	Miscellaneous	EEEE 1101011 C00 DDDDDDDDD 000011010	GETCT D (WC)	Get CT[31:0] or CT[63:32] if WC into D. GETCT WC + GETCT gets full CT. CT=0 on reset, CT++ on every clock. C = same.		
261	.	Miscellaneous	EEEE 1101011 C20 DDDDDDDDD 000011011	GETRND D (WC/WZ/WCZ)	Get RND into D/C/Z. RND is the PRNG that updates on every clock. D = RND[31:0], C = RND[31], Z = RND[30], unique per cog.		
262	alias	Miscellaneous	EEEE 1101011 C21 000000000 000010111	GETRND WC/WZ/WCZ	Get RND into C/Z. C = RND[31], Z = RND[30], unique per cog.		
263	.	Smart Pins	EEEE 1101011 00L DDDDDDDDD 000011100	SETDACS (#)D	DAC3 = D[31:24], DAC2 = D[23:16], DAC1 = D[15:8], DAC0 = D[7:0].		
264	.	Streamer	EEEE 1101011 00L DDDDDDDDD 000011101	SETXFRQ (#)D	Set streamer NCO frequency to D.		
265	.	Streamer	EEEE 1101011 00L DDDDDDDDD 000011110	GETXACC D	Get the streamer's Goertzel X accumulator into D and the Y accumulator into the next instruction's S, clear accumulators.		
266	.	Miscellaneous	EEEE 1101011 00L DDDDDDDDD 000011111	WAITX (#)D (WC/WZ/WCZ)	Wait 2 + D clocks if no WC/WZ/WCZ. If WC/WZ/WCZ, wait 2 + (D & RND) clocks. C/Z = 0.		
267	.	Events - Configuration	EEEE 1101011 00L DDDDDDDDD 000100000	SETSE1 (#)D	Set SE1 event configuration to D[8:0].		
268	.	Events - Configuration	EEEE 1101011 00L DDDDDDDDD 000100001	SETSE2 (#)D	Set SE2 event configuration to D[8:0].		
269	.	Events - Configuration	EEEE 1101011 00L DDDDDDDDD 000100010	SETSE3 (#)D	Set SE3 event configuration to D[8:0].		
270	.	Events - Configuration	EEEE 1101011 00L DDDDDDDDD 000100011	SETSE4 (#)D	Set SE4 event configuration to D[8:0].		
271	.	Events - Poll	EEEE 1101011 C20 000000000 000010000	POLLINT (WC/WZ/WCZ)	Get INT event flag into C/Z, then clear it.		
272	.	Events - Poll	EEEE 1101011 C20 000000001 000010000	POLLCT1 (WC/WZ/WCZ)	Get CT1 event flag into C/Z, then clear it.		
273	.	Events - Poll	EEEE 1101011 C20 000000010 000010000	POLLCT2 (WC/WZ/WCZ)	Get CT2 event flag into C/Z, then clear it.		
274	.	Events - Poll	EEEE 1101011 C20 000000011 000010000	POLLCT3 (WC/WZ/WCZ)	Get CT3 event flag into C/Z, then clear it.		
275	.	Events - Poll	EEEE 1101011 C20 000000100 000010000	POLLSE1 (WC/WZ/WCZ)	Get SE1 event flag into C/Z, then clear it.		
276	.	Events - Poll	EEEE 1101011 C20 000000101 000010000	POLLSE2 (WC/WZ/WCZ)	Get SE2 event flag into C/Z, then clear it.		
277	.	Events - Poll	EEEE 1101011 C20 000000110 000010000	POLLSE3 (WC/WZ/WCZ)	Get SE3 event flag into C/Z, then clear it.		
278	.	Events - Poll	EEEE 1101011 C20 000000111 000010000	POLLSE4 (WC/WZ/WCZ)	Get SE4 event flag into C/Z, then clear it.		
279	.	Events - Poll	EEEE 1101011 C20 000000100 000010000	POLLPAT (WC/WZ/WCZ)	Get PAT event flag into C/Z, then clear it.		
280	.	Events - Poll	EEEE 1101011 C20 0000001001 000010000	POLLFBW (WC/WZ/WCZ)	Get FBW event flag into C/Z, then clear it.		
281	.	Events - Poll	EEEE 1101011 C20 0000001010 000010000	POLLXMT (WC/WZ/WCZ)	Get XMT event flag into C/Z, then clear it.		
282	.	Events - Poll	EEEE 1101011 C20 0000001011 000010000	POLLXFI (WC/WZ/WCZ)	Get XF1 event flag into C/Z, then clear it.		
283	.	Events - Poll	EEEE 1101011 C20 0000001100 000010000	POLLXRO (WC/WZ/WCZ)	Get XRO event flag into C/Z, then clear it.		
284	.	Events - Poll	EEEE 1101011 C20 0000001101 000010000	POLLXRL (WC/WZ/WCZ)	Get XRL event flag into C/Z, then clear it.		
285	.	Events - Poll	EEEE 1101011 C20 0000001110 000010000	POLLATN (WC/WZ/WCZ)	Get ATN event flag into C/Z, then clear it.		
286	.	Events - Poll	EEEE 1101011 C20 0000001111 000010000	POLLQMT (WC/WZ/WCZ)	Get QMT event flag into C/Z, then clear it.		
287	.	Events - Wait	EEEE 1101011 C20 000001000 000010000	WAITINT (WC/WZ/WCZ)	Wait for INT event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
288	.	Events - Wait	EEEE 1101011 C20 000001001 000010000	WAITCT1 (WC/WZ/WCZ)	Wait for CT1 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
289	.	Events - Wait	EEEE 1101011 C20 000001002 000010000	WAITCT2 (WC/WZ/WCZ)	Wait for CT2 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
290	.	Events - Wait	EEEE 1101011 C20 000001003 000010000	WAITCT3 (WC/WZ/WCZ)	Wait for CT3 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
291	.	Events - Wait	EEEE 1101011 C20 000001004 000010000	WAITSE1 (WC/WZ/WCZ)	Wait for SE1 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
292	.	Events - Wait	EEEE 1101011 C20 000001005 000010000	WAITSE2 (WC/WZ/WCZ)	Wait for SE2 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
293	.	Events - Wait	EEEE 1101011 C20 000001006 000010000	WAITSE3 (WC/WZ/WCZ)	Wait for SE3 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
294	.	Events - Wait	EEEE 1101011 C20 000001007 000010000	WAITSE4 (WC/WZ/WCZ)	Wait for SE4 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
295	.	Events - Wait	EEEE 1101011 C20 000001008 000010000	WAITPAT (WC/WZ/WCZ)	Wait for PAT event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
296	.	Events - Wait	EEEE 1101011 C20 000001009 000010000	WAITFBW (WC/WZ/WCZ)	Wait for FBW event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
297	.	Events - Wait	EEEE 1101011 C20 000001010 000010000	WAITXMT (WC/WZ/WCZ)	Wait for XMT event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
298	.	Events - Wait	EEEE 1101011 C20 000001011 000010000	WAITXFI (WC/WZ/WCZ)	Wait for XF1 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
299	.	Events - Wait	EEEE 1101011 C20 000001012 000010000	WAITXRO (WC/WZ/WCZ)	Wait for XRO event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
300	.	Events - Wait	EEEE 1101011 C20 000001013 000010000	WAITXRL (WC/WZ/WCZ)	Wait for XRL event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
301	.	Events - Wait	EEEE 1101011 C20 000001014 000010000	WAITATN (WC/WZ/WCZ)	Wait for ATN event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout.		
302	.	Interrupts	EEEE 1101011 000 000100000 000010000	ALLOWI	Allow interrupts (default).		
303	.	Interrupts	EEEE 1101011 000 000100001 000010000	STALLI	Stall Interrupts.		
304	.	Interrupts	EEEE 1101011 000 000100010 000010000	TRGINT1	Trigger INT1, regardless of STALLI mode.		
305	.	Interrupts	EEEE 1101011 000 000100011 000010000	TRGINT2	Trigger INT2, regardless of STALLI mode.		
306	.	Interrupts	EEEE 1101011 000 0001000100 000010000	TRGINT3	Trigger INT3, regardless of STALLI mode.		
307	.	Interrupts	EEEE 1101011 000 0001000101 000010000	NIXINT1	Cancel INT1.		
308	.	Interrupts	EEEE 1101011 000 0001000102 000010000	NIXINT2	Cancel INT2.		
309	.	Interrupts	EEEE 1101011 000 0001000111 000010000	NIXINT3	Cancel INT3.		
310	.	Interrupts	EEEE 1101011 00L DDDDDDDDD 000010001	SETINT1 (#)D	Set INT1 source to D[3:0].		
311	.	Interrupts	EEEE 1101011 00L DDDDDDDDD 000010002	SETINT2 (#)D	Set INT2 source to D[3:0].		
312	.	Interrupts	EEEE 1101011 00L DDDDDDDDD 000010003	SETINT3 (#)D	Set INT3 source to D[3:0].		
313	.	Miscellaneous	EEEE 1101011 00L DDDDDDDDD 000101000	SETQ (#)D	Set Q to D. Use before RDLONG/WRLONG/WMLONG to set block transfer. Also used before MUXQ/COGINIT/QDIV/QFRAC/QROTAPE/WAITXXX.		
314	.	Miscellaneous	EEEE 1101011 00L DDDDDDDDD 000101001	SETQ2 (#)D	Set Q to D. Use before RDLONG/WRLONG/WMLONG to set LUT block transfer.		
315	.	Miscellaneous	EEEE 1101011 00L DDDDDDDDD 000101010	PUSH (#)D	Push D onto stack.		
316	.	Miscellaneous	EEEE 1101011 C20 DDDDDDDDD 000101011	POP D (WC/WZ/WCZ)	Pop stack (K). D = K. C = K[31]. *		
317	.	Branch D - Jump	EEEE 1101011 C20 DDDDDDDDD 000101010	JMP D (WC/WZ/WCZ)	Jump to D.	C = D[31], Z = D[30], PC = D[19:0].	
318	.	Branch D - Call	EEEE 1101011 C20 DDDDDDDDD 000101010	CALL D (WC/WZ/WCZ)	Call to D by pushing (C, Z, 10'b0, PC[19:0]) onto stack.	C = D[31], Z = D[30], PC = D[19:0].	
319	.	Branch Return	EEEE 1101011 C21 000000000 000101010	RET (WC/WZ/WCZ)	Return by popping stack (K).	C = K[31], Z = K[30], PC = K[19:0].	
320	.	Branch D - Call	EEEE 1101011 C20 DDDDDDDDD 000101010	CALLA D (WC/WZ/WCZ)	Call to D by writing (C, Z, 10'b0, PC[19:0]) to hub long at PTRA++.	C = D[31], Z = D[30], PC = D[19:0].	

0	- Alias -	- Group -	#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.	- Encoding -	- Assembly Syntax -	** If #S and cogex, PC += signed(S). If #S and hubex, PC += signed(S*4). If S, PC = register S.		
						- Description -		
321	.	Branch Return	EEEE 1101011 C21 000000000 000101110	RETA (WC/WZ/WCZ)	Return by reading hub long (L) at --PTRA.	C = L[31], Z = L[30], PC = L[19:0].		
322	.	Branch D - Call	EEEE 1101011 C20 DDDDDDDDD 000101111	CALLB D (WC/WZ/WCZ)	Call to D by writing {C, Z, 10'b0, PC[19:0]} to hub long at PTRB++.	C = D[31], Z = D[30], PC = D[19:0].		
323	.	Branch Return	EEEE 1101011 C21 000000000 000101111	RETB (WC/WZ/WCZ)	Return by reading hub long (L) at --PTRB.	C = L[31], Z = L[30], PC = L[19:0].		
324	.	Branch D - Jump	EEEE 1101011 O0L DDDDDDDDD 000110000	JMPREL (#D)	Jump ahead/back by D instructions. For cogex, PC += D[19:0]. For hubex, PC += D[17:0] << 2.			
325	.	Branch D - Skip	EEEE 1101011 O0L DDDDDDDDD 000110001	SKIP (#D)	Skip instructions per D. Subsequent instructions 0..31 get cancelled for each '1' bit in D[0]..D[31].			
326	.	Branch D - Jump+Skip	EEEE 1101011 O0L DDDDDDDDD 000110010	SKIPF (#D)	Skip cog/LUT instructions fast per D. Like SKIP, but instead of cancelling instructions, the PC leaps over them.			
327	.	Branch D - Call+Skip	EEEE 1101011 O0L DDDDDDDDD 000110011	EXECF (#D)	Jump to D[9:0] in cog/LUT and set SKIPF pattern to D[31:10]. PC = (10'b0, D[9:0]).			
328	.	Hub FIFO	EEEE 1101011 O00 DDDDDDDDD 000110100	GETPTR D	Get current FIFO hub pointer into D.			
329	.	Interrupts	EEEE 1101011 C20 DDDDDDDDD 000101010	GETBRK D (WC/WZ/WCZ)	Get breakpoint status into D according to WC/WZ/WCZ. Details not yet documented.			
330	.	Interrupts	EEEE 1101011 O0L DDDDDDDDD 000101010	COGBRK (#D)	If in debug ISR, trigger asynchronous breakpoint in cog D[3:0]. Cog D[3:0] must have asynchronous breakpoint enabled.			
331	.	Interrupts	EEEE 1101011 O0L DDDDDDDDD 000101010	BRA (#D)	If in debug ISR, set next break condition to D. Else, trigger break if enabled, conditionally write break code to D[7:0].			
332	.	Lookup Table	EEEE 1101011 O0L DDDDDDDDD 000101011	SETLUTS (#D)	If D[0] = 1 then enable LUT sharing, where LUT writes within the adjacent odd/even companion cog are copied to this LUT.			
333	.	Color Space Converter	EEEE 1101011 O0L DDDDDDDDD 000111000	SETCY (#D)	Set the colorspace converter "CY" parameter to D[31:0].			
334	.	Color Space Converter	EEEE 1101011 O0L DDDDDDDDD 000111001	SETCI (#D)	Set the colorspace converter "CI" parameter to D[31:0].			
335	.	Color Space Converter	EEEE 1101011 O0L DDDDDDDDD 000111010	SETCQ (#D)	Set the colorspace converter "CQ" parameter to D[31:0].			
336	.	Color Space Converter	EEEE 1101011 O0L DDDDDDDDD 000111011	SETCFQD (#D)	Set the colorspace converter "CFQD" parameter to D[31:0].			
337	.	Color Space Converter	EEEE 1101011 O0L DDDDDDDDD 000111100	SETCMOD (#D)	Set the colorspace converter "CMOD" parameter to D[8:0].			
338	.	Pixel Mixer	EEEE 1101011 O0L DDDDDDDDD 000111101	SETPIV (#D)	Set BLNPIX/MIXPIX blend factor to D[7:0].			
339	.	Pixel Mixer	EEEE 1101011 O0L DDDDDDDDD 000111110	SETPIX (#D)	Set MIXPIX mode to D[5:0].			
340	.	Events - Attention	EEEE 1101011 O0L DDDDDDDDD 000111111	COGATN (#D)	Strobe "attention" of all cogs whose corresponding bits are high in D[15:0].			
341	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000000	TESTP (#D)	WC/WZ Test IN bit of pin D[5:0], write to C/Z. C/Z = !IN[D[5:0]].			
342	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000001	TESTPN (#D)	WC/WZ Test !IN bit of pin D[5:0], write to C/Z. C/Z = !IN[D[5:0]].			
343	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000010	TESTP (#D)	ANDC/ANDZ Test IN bit of pin D[5:0], AND into C/Z. C/Z = C/Z AND IN[D[5:0]].			
344	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000011	TESTPN (#D)	ANDC/ANDZ Test !IN bit of pin D[5:0], AND into C/Z. C/Z = C/Z AND !IN[D[5:0]].			
345	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000100	TESTP (#D)	ORC/ORZ Test IN bit of pin D[5:0], OR into C/Z. C/Z = C/Z OR IN[D[5:0]].			
346	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000101	TESTPN (#D)	ORC/ORZ Test !IN bit of pin D[5:0], OR into C/Z. C/Z = C/Z OR !IN[D[5:0]].			
347	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000110	TESTP (#D)	XORC/XORZ Test IN bit of pin D[5:0], XOR into C/Z. C/Z = C/Z XOR IN[D[5:0]].			
348	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000111	TESTPN (#D)	XORC/XORZ Test !IN bit of pin D[5:0], XOR into C/Z. C/Z = C/Z XOR !IN[D[5:0]].			
349	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000000	DIRL (#D)	(WCZ) DIR bits of pins D[10:6]+D[5:0]..D[5:0] = 0.	Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit.		
350	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000001	DIRH (#D)	(WCZ) DIR bits of pins D[10:6]+D[5:0]..D[5:0] = 1.	Wraps within DIRA/DIRB. Prior SETO overrides D[10:6]. C,Z = DIR bit.		
351	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000010	DIRC (#D)	(WCZ) DIR bits of pins D[10:6]+D[5:0]..D[5:0] = C.	Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit.		
352	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000011	DIRNC (#D)	(WCZ) DIR bits of pins D[10:6]+D[5:0]..D[5:0] = IC.	Wraps within DIRA/DIRB. Prior SETO overrides D[10:6]. C,Z = DIR bit.		
353	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000100	DIRZ (#D)	(WCZ) DIR bits of pins D[10:6]+D[5:0]..D[5:0] = Z.	Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit.		
354	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000101	DIRNZ (#D)	(WCZ) DIR bits of pins D[10:6]+D[5:0]..D[5:0] = !Z.	Wraps within DIRA/DIRB. Prior SETO overrides D[10:6]. C,Z = DIR bit.		
355	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000110	DIRRND (#D)	(WCZ) DIR bits of pins D[10:6]+D[5:0]..D[5:0] = RNDs.	Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit.		
356	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000111	DIRNOT (#D)	(WCZ) Toggle DIR bits of pins D[10:6]+D[5:0]..D[5:0].	Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit.		
357	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000100	OUTL (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
358	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001000101	OUTH (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 1.	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
359	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001001010	OUTC (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = C.	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
360	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001001011	OUTNC (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !C.	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
361	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001001100	OUTZ (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = Z.	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
362	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001001101	OUTNZ (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !Z.	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
363	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001001110	OUTRND (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = RNDs.	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
364	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001001111	OUTNOT (#D)	(WCZ) Toggle OUT bits of pins D[10:6]+D[5:0]..D[5:0].	Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
365	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001001000	FLTL (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 0.	Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
366	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001010001	FLTH (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 1.	DIR bits = 0. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
367	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001010010	FLTC (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = C.	DIR bits = 0. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
368	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001010011	FLTNC (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !C.	DIR bits = 0. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
369	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001010100	FLTZ (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = Z.	DIR bits = 0. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
370	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001010101	FLTNZ (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !Z.	DIR bits = 0. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
371	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001010110	FLTRND (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = RNDs.	DIR bits = 0. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
372	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001010111	FLTNOT (#D)	(WCZ) Toggle OUT bits of pins D[10:6]+D[5:0]..D[5:0].	DIR bits = 0. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
373	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011000	DRVVL (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 0.	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
374	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011001	DRVH (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 1.	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
375	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011010	DRVVC (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = C.	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
376	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011011	DRVNC (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !C.	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
377	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011100	DRVZ (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = Z.	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
378	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011101	DRVNZ (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !Z.	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
379	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011110	DRVNRND (#D)	(WCZ) OUT bits of pins D[10:6]+D[5:0]..D[5:0] = RNDs.	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
380	.	Pins	EEEE 1101011 C21 DDDDDDDDD 001011111	DRVNOT (#D)	(WCZ) Toggle OUT bits of pins D[10:6]+D[5:0]..D[5:0].	DIR bits = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit.		
381	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001000000	SPLITB D	Split every 4th bit of D into bytes. D = {D[31], D[27], D[23], D[19], ...D[12], D[8], D[4], D[0]}.			
382	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001000001	MERGEB D	Merge bytes of D into words. D = {D[31], D[23], D[15], D[7], ...D[24], D[16], D[8], D[0]}.			
383	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001000010	SPLITW D	Split odd/even bits of D into words. D = {D[31], D[29], D[27], D[25], ...D[6], D[4], D[2], D[0]}.			
384	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001000011	MERGEW D	Merge bits of words in D. D = {D[31], D[15], D[30], D[14], ...D[17], D[1], D[16], D[0]}.			

0	- Alias -	- Group -	#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.	- Encoding -	- Assembly Syntax -	$* Z = (\text{result} == 0)$ $** \text{ If } \#S \text{ and cogex, PC } += \text{signed}(S) \text{. If } \#S \text{ and hubex, PC } += \text{signed}(S^4) \text{. If } S, PC = \text{register } S \text{.}$	
						- Description -	
385	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001100100	SEUSSF D	Relocate and periodically invert bits within D. Returns to original value on 32nd iteration. Forward pattern.		
386	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001100101	SEUSSR D	Relocate and periodically invert bits within D. Returns to original value on 32nd iteration. Reverse pattern.		
387	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001100110	RGBSQZ D	Squeeze 8:8 RGB value in D[31:8] into 5:6:5 value in D[15:0]. D = {15'b0, D[31:27], D[23:18], D[15:11]}.		
388	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001100111	RGBEXP D	Expand 5:6:5 RGB value in D[15:0] into 8:8:8 value in D[31:8]. D = {D[15:11,15:13], D[10:5,10:9], D[4:0,4:2], 8'b0}.		
389	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001101000	XORO32 D	Iterate D with xoroshiro32+ PRNG algorithm and put PRNG result into next instruction's S.		
390	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001101001	REV D	Reverse D bits. D = D[0:31].		
391	.	Math and Logic	EEEE 1101011 C20 DDDDDDDDD 001101010	RCZR D	Rotate C,Z right through D. D = {C, Z, D[31:2]}, C = D[1], Z = D[0].		
392	.	Math and Logic	EEEE 1101011 C20 DDDDDDDDD 001101011	RCZL D	Rotate C,Z left through D. D = {D[29:0], C, Z}, C = D[31], Z = D[30].		
393	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001101100	WRC D	Write 0 or 1 to D, according to C. D = {31'b0, C}.		
394	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001101101	WRNC D	Write 0 or 1 to D, according to !C. D = {31'b0, !C}.		
395	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001101110	WRZ D	Write 0 or 1 to D, according to Z. D = {31'b0, Z}.		
396	.	Math and Logic	EEEE 1101011 000 DDDDDDDDD 001101111	WRNZ D	Write 0 or 1 to D, according to !Z. D = {31'b0, !Z}.		
397	.	Math and Logic	EEEE 1101011 C21 0cccccccc 001101111	MODCZ c,z	{WC/WZ/WC2} Modify C and Z according to cccc and zzzz. C = cccc[(C,Z)], Z = zzzz[(C,Z)].		
398	alias	Math and Logic	EEEE 1101011 C01 0cccc0000 001101111	MODC c	{WC} Modify C according to cccc. C = cccc[(C,Z)].		
399	alias	Math and Logic	EEEE 1101011 C01 00000zzzz 001101111	MODZ z	{WZ} Modify Z according to zzzz. Z = zzzz[(C,Z)].		
400	.	Smart Pins	EEEE 1101011 O0L DDDDDDDDD 001100000	SETSCP (#D)	Set four-channel oscilloscope enable to D[6] and set input pin base to D[5:2].		
401	.	Smart Pins	EEEE 1101011 O00 DDDDDDDDD 001100001	GETSCP D	Get four-channel oscilloscope samples into D. D = {ch3[7:0],ch2[7:0],ch1[7:0],ch0[7:0]}.		
402	.	Branch A - Jump	EEEE 1101010 RAA AAAAAAAA AAAAAAAA	JMP #(\)A	Jump to A.	If R = 1 then PC += A, else PC = A. "\" forces R = 0.	
403	.	Branch A - Call	EEEE 1101010 RAA AAAAAAAA AAAAAAAA	CALL #(\)A	Call to A by pushing (C, Z, 10'b0, PC[19:0]) onto stack.	If R = 1 then PC += A, else PC = A. "\" forces R = 0.	
404	.	Branch A - Call	EEEE 1101010 RAA AAAAAAAA AAAAAAAA	CALLA #(\)A	Call to A by writing (C, Z, 10'b0, PC[19:0]) to hub long at PTRA++.	If R = 1 then PC += A, else PC = A. "\" forces R = 0.	
405	.	Branch A - Call	EEEE 1101011 RAA AAAAAAAA AAAAAAAA	CALLB #(\)A	Call to A by writing (C, Z, 10'b0, PC[19:0]) to hub long at PTRB++.	If R = 1 then PC += A, else PC = A. "\" forces R = 0.	
406	.	Branch A - Call	EEEE 11000WW RAA AAAAAAAA AAAAAAAA	CALLD PA/PB/PTRA/PTRB, #(\)A	Call to A by writing (C, Z, 10'b0, PC[19:0]) to PA/PB/PTRA/PTRB (per W).	If R = 1 then PC += A, else PC = A. "\" forces R = 0.	
407	.	Math and Logic	EEEE 11101WW RAA AAAAAAAA AAAAAAAA	LOC PA/PB/PTRA/PTRB, #(\)A	Get (12'b0, address[19:0]) into PA/PB/PTRA/PTRB (per W).	If R = 1, address = PC + A, else address = A. "\" forces R = 0.	
408	.	Miscellaneous	EEEE 11110NN NNN NNINNNNNNN NNINNNNNNN	AUGS #N	Queue #N[31:9] to be used as upper 23 bits for next \$S occurrence, so that the next 9-bit \$S will be augmented to 32 bits.		
409	.	Miscellaneous	EEEE 11111NN NNN NNNNNNNNN NNNNNNNNN	AUGD #N	Queue #N[31:9] to be used as upper 23 bits for next #D occurrence, so that the next 9-bit #D will be augmented to 32 bits.		
410							
411	.	Instruction Prefix	0000 -----	_RET_ <inst> <ops>	Execute <inst> always and return if no branch. If <inst> is not branching then return by popping stack[19:0] into PC.		
412	.	Instruction Prefix	0001 -----	IF_NC_AND_NZ <inst> <ops>	Execute <inst> if C = 0 and Z = 0.		
413	alias	Instruction Prefix	0001 -----	IF_NZ_AND_NC <inst> <ops>	Execute <inst> if C = 0 and Z = 0.		
414	alias	Instruction Prefix	0001 -----	IF_A <inst> <ops>	Execute <inst> if C = 0 and Z = 0, or if 'above' after a comparison/subtraction.		
415	alias	Instruction Prefix	0001 -----	IF_00 <inst> <ops>	Execute <inst> if C = 0 and Z = 0.		
416	.	Instruction Prefix	0010 -----	IF_NC_AND_Z <inst> <ops>	Execute <inst> if C = 0 and Z = 1.		
417	alias	Instruction Prefix	0010 -----	IF_Z_AND_NC <inst> <ops>	Execute <inst> if C = 0 and Z = 1.		
418	alias	Instruction Prefix	0010 -----	IF_01 <inst> <ops>	Execute <inst> if C = 0 and Z = 1.		
419	.	Instruction Prefix	0011 -----	IF_NC <inst> <ops>	Execute <inst> if C = 0.		
420	alias	Instruction Prefix	0011 -----	IF_AE <inst> <ops>	Execute <inst> if C = 0, or if 'above or equal' after a comparison/subtraction.		
421	alias	Instruction Prefix	0011 -----	IF_OX <inst> <ops>	Execute <inst> if C = 0.		
422	.	Instruction Prefix	0100 -----	IF_C_AND_NZ <inst> <ops>	Execute <inst> if C = 1 and Z = 0.		
423	alias	Instruction Prefix	0100 -----	IF_NZ_AND_C <inst> <ops>	Execute <inst> if C = 1 and Z = 0.		
424	alias	Instruction Prefix	0100 -----	IF_10 <inst> <ops>	Execute <inst> if C = 1 and Z = 0.		
425	.	Instruction Prefix	0101 -----	IF_NZ <inst> <ops>	Execute <inst> if Z = 0.		
426	alias	Instruction Prefix	0101 -----	IF_NE <inst> <ops>	Execute <inst> if Z = 0, or if 'not equal' after a comparison/subtraction.		
427	alias	Instruction Prefix	0101 -----	IF_X0 <inst> <ops>	Execute <inst> if Z = 0.		
428	.	Instruction Prefix	0110 -----	IF_C_NE_Z <inst> <ops>	Execute <inst> if C != Z.		
429	alias	Instruction Prefix	0110 -----	IF_Z_NE_C <inst> <ops>	Execute <inst> if C != Z.		
430	alias	Instruction Prefix	0110 -----	IF_DIFF <inst> <ops>	Execute <inst> if C != Z.		
431	.	Instruction Prefix	0111 -----	IF_NC_OR_NZ <inst> <ops>	Execute <inst> if C = 0 or Z = 0.		
432	alias	Instruction Prefix	0111 -----	IF_NZ_OR_NC <inst> <ops>	Execute <inst> if C = 0 or Z = 0.		
433	alias	Instruction Prefix	0111 -----	IF_NOT_11 <inst> <ops>	Execute <inst> if C = 0 or Z = 0.		
434	.	Instruction Prefix	1000 -----	IF_C_AND_Z <inst> <ops>	Execute <inst> if C = 1 and Z = 1.		
435	alias	Instruction Prefix	1000 -----	IF_Z_AND_C <inst> <ops>	Execute <inst> if C = 1 and Z = 1.		
436	alias	Instruction Prefix	1000 -----	IF_11 <inst> <ops>	Execute <inst> if C = 1 and Z = 1.		
437	.	Instruction Prefix	1001 -----	IF_C_EQ_Z <inst> <ops>	Execute <inst> if C = Z.		
438	alias	Instruction Prefix	1001 -----	IF_Z_EQ_C <inst> <ops>	Execute <inst> if C = Z.		
439	alias	Instruction Prefix	1001 -----	IF_SAME <inst> <ops>	Execute <inst> if C = Z.		
440	.	Instruction Prefix	1010 -----	IF_Z <inst> <ops>	Execute <inst> if Z = 1.		
441	alias	Instruction Prefix	1010 -----	IF_E <inst> <ops>	Execute <inst> if Z = 1, or if 'equal' after a comparison/subtraction.		
442	alias	Instruction Prefix	1010 -----	IF_X1 <inst> <ops>	Execute <inst> if Z = 1.		
443	.	Instruction Prefix	1011 -----	IF_NC_OR_Z <inst> <ops>	Execute <inst> if C = 0 or Z = 1.		
444	alias	Instruction Prefix	1011 -----	IF_Z_OR_NC <inst> <ops>	Execute <inst> if C = 0 or Z = 1.		
445	alias	Instruction Prefix	1011 -----	IF_NOT_10 <inst> <ops>	Execute <inst> if C = 0 or Z = 1.		
446	.	Instruction Prefix	1100 -----	IF_C <inst> <ops>	Execute <inst> if C = 1.		
447	alias	Instruction Prefix	1100 -----	IF_B <inst> <ops>	Execute <inst> if C = 1, or if 'below' after a comparison/subtraction.		
448	alias	Instruction Prefix	1100 -----	IF_1X <inst> <ops>	Execute <inst> if C = 1.		

				#S = immediate (I=1), S = register. #D = immediate (L=1), D = register.	* Z = (result == 0). ** If #S and cogex, PC += signed(S). If #S and hubex, PC += signed(S*4). If S, PC = register S.
0	- Alias -	- Group -	- Encoding -	- Assembly Syntax -	
					- Description -
449	.	Instruction Prefix	1101 -----	IF_C_OR_NZ <inst> <ops>	Execute <inst> if C = 1 or Z = 0.
450	alias	Instruction Prefix	1101 -----	IF_NZ_OR_C <inst> <ops>	Execute <inst> if C = 1 or Z = 0.
451	alias	Instruction Prefix	1101 -----	IF_NOT_01 <inst> <ops>	Execute <inst> if C = 1 or Z = 0.
452	.	Instruction Prefix	1110 -----	IF_C_OR_Z <inst> <ops>	Execute <inst> if C = 1 or Z = 1.
453	alias	Instruction Prefix	1110 -----	IF_Z_OR_C <inst> <ops>	Execute <inst> if C = 1 or Z = 1.
454	alias	Instruction Prefix	1110 -----	IF_BE <inst> <ops>	Execute <inst> if C = 1 or Z = 1, or if 'below or equal' after a comparison/subtraction.
455	alias	Instruction Prefix	1110 -----	IF_NOT_00 <inst> <ops>	Execute <inst> if C = 1 or Z = 1.
456	.	Instruction Prefix	1111 -----	<inst> <ops>	Execute <inst> always. This is the default when no instruction prefix is expressed.