







NANO-Base+ V1 sch 1 of 4  
 (C) Design by Chip Greacy, 2012  
 sch layout Ch-J-Sapieha, July 2012  
 www.PARALLAX.com





3.3V part not used

**General specifications**

**Pins** 6

**Connector** Mini-DIN

**Data**

**Data signal** Serial data at 10 to 16 kHz with 1 stop bit, 1 start bit, 1 parity bit (odd)

**Pin out**


Female connector from the front

<b>Pin 1</b>	+DATA	Data
<b>Pin 2</b>	Not connected	Not connected*
<b>Pin 3</b>	GND	Ground
<b>Pin 4</b>	Vcc	+5 V DC at 275 mA
<b>Pin 5</b>	+CLK	Clock
<b>Pin 6</b>	Not connected	Not connected**

\* On some computers mouse data for splitter cable.  
\*\* On some computers mouse clock for splitter cable.

**Flash**  
IO\_89\_CS  
IO\_88\_SCK  
IO\_87\_SIO  
IO\_86\_SO

**uSD**  
IO\_85\_CS  
IO\_84\_SCK  
IO\_83\_SIO  
IO\_82\_SO



Dual footprint uSD

