| Alias | - Group - | \#S = immediate ( $\mathrm{I}=1$ ). $\mathrm{S}=$ register. \#D = immediate ( $\mathrm{L}=1$ ). $\mathrm{D}=$ register. <br> - Assembly Syntax - |  |  | * $\mathrm{Z}=($ result $==0) .{ }^{* *}$ If $\# \mathrm{~S}$ and cogex, $\mathrm{PC}+=\operatorname{signed}(\mathrm{S})$. If \#S and hubex, $\mathrm{PC}+=\operatorname{signed}\left(\mathrm{S}^{*} 4\right)$. If $\mathrm{S}, \mathrm{PC}=$ register S . <br> - Description - |
| :---: | :---: | :---: | :---: | :---: | :---: |
| . | Miscellaneous | NOP |  |  | No operation. |
| . | Math and Logic | ROR | D, \#\#\} ${ }^{\text {S }}$ | \{WC/WZ/WCZ \} | Rotate right. $\mathrm{D}=[31: 0]$ of (\{D[31:0], D[31:0]\} $\gg \mathrm{S}[4: 0]$ ). $\mathrm{C}=$ last bit shifted out if $\mathrm{S}[4: 0]>0$, else $\mathrm{D}[0]$. * |
| . | Math and Logic | ROL | D, \#\#\} | \{WC/WZ/WCZ \} | Rotate left. $\quad \mathrm{D}=[63: 32]$ of (\{D[31:0], D[31:0]\} $\ll S[4: 0])$. $\mathrm{C}=$ last bit shifted out if S[4:0]>0, else D[31]. * |
| . | Math and Logic | SHR | D, $\{\#$ \}S | \{WC/WZ/WCZ \} | Shift right. $\quad \mathrm{D}=[31: 0]$ of (\{32'b0, D[31:0]\} $\gg \mathrm{S}[4: 0]$ ). $\mathrm{C}=$ last bit shifted out if $\mathrm{S}[4: 0]>0$, else $\mathrm{D}[0]$. * |
| . | Math and Logic | SHL | D, \#\#\} | \{WC/WZ/WCZ \} | Shift left. $\mathrm{D}=[63: 32]$ of (\{D[31:0], 32'b0\} $\ll S[4: 0]$ ). $\mathrm{C}=$ last bit shifted out if $\mathrm{S}[4: 0]>0$, else $\mathrm{D}[31]$. * |
| . | Math and Logic | RCR | D, \#\#\} | \{WC/WZ/WCZ \} | Rotate carry right. $\quad \mathrm{D}=[31: 0]$ of (\{\{32\{C\}\}, $\mathrm{D}[31: 0]\} \quad \gg \mathrm{S}[4: 0])$. $\mathrm{C}=$ last bit shifted out if $\mathrm{S}[4: 0]>0$, else $\mathrm{D}[0] .{ }^{*}$ |
| . | Math and Logic | RCL | D, \#\#\} | \{WC/WZ/WCZ \} | Rotate carry left. $\quad \mathrm{D}=[63: 32]$ of (\{D[31:0], \{32\{C\}\}\} $\ll S[4: 0]$ ). $\mathrm{C}=$ last bit shifted out if $\mathrm{S}[4: 0]>0$, else $\mathrm{D}[31]$. * |
| . | Math and Logic | SAR | D, \#\#\} | \{WC/WZ/WCZ \} | Shift arithmetic right. $\mathrm{D}=[31: 0]$ of (\{\{32\{D[31]\}\}, $\mathrm{D}[31: 0]\} \gg \mathrm{S}[4: 0]$ ). $\mathrm{C}=$ last bit shifted out if $\mathrm{S}[4: 0]>0$, else $\mathrm{D}[0]$. * |
| . | Math and Logic | SAL | D, \#\#\} | \{WC/WZ/WCZ \} | Shift arithmetic left. $\mathrm{D}=[63: 32]$ of (\{D[31:0], \{32\{D[0]\}\}\} <<S[4:0]). $\mathrm{C}=$ last bit shifted out if S[4:0]>0, else D[31]. * |
| . | Math and Logic | ADD | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | \{WC/WZ/WCZ \} | Add S into D. $\quad \mathrm{D}=\mathrm{D}+\mathrm{S} . \quad \mathrm{C}=$ carry of ( $\mathrm{D}+\mathrm{S}$ ). |
| . | Math and Logic | ADDX | D, \#\#\} | \{WC/WZ/WCZ \} | Add ( $S+C$ into D, extended. $\quad \mathrm{D}=\mathrm{D}+\mathrm{S}+\mathrm{C} . \quad \mathrm{C}=$ carry of ( $\mathrm{D}+\mathrm{S}+\mathrm{C}) . \quad \mathrm{Z}=\mathrm{Z} \mathrm{AND}$ (result = $=0$ ). |
| . | Math and Logic | ADDS | D, \# \} S | \{WC/WZ/WCZ \} | Add S into D, signed. $\quad D=D+S . \quad C=$ correct sign of ( $D+S$ ). |
| . | Math and Logic | ADDSX | D, \{\#\}S | \{WC/WZ/WCZ \} | Add ( $S+C$ into $D$, signed and extended. $\quad D=D+S+C . \quad C=$ correct sign of ( $D+S+C) . \quad Z=Z$ AND (result $==0$ ). |
|  | Math and Logic | SUB | D, $\{\#$ \}S | \{WC/WZ/WCZ \} | Subtract S from D. $\quad \mathrm{D}=\mathrm{D}-\mathrm{S}$. C = borrow of (D-S). |
| . | Math and Logic | SUBX | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | \{WC/WZ/WCZ \} | Subtract ( $S+C$ ) from D, extended. $\quad D=D-(S+C) . C=$ borrow of ( $D-(S+C)$ ). $Z=Z$ AND (result == 0 ). |
| . | Math and Logic | SUBS | D, $\{\#\}$ S | \{WC/WZ/WCZ \} | Subtract S from D, signed. $\quad \mathrm{D}=\mathrm{D}-\mathrm{S}$. $\mathrm{C}=$ correct sign of (D-S). |
| . | Math and Logic | SUBSX | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | \{WC/WZ/WCZ \} | Subtract ( $S+C$ ) from D, signed and extended. D = D - $\mathrm{S}+\mathrm{C}$ ). $\mathrm{C}=$ correct sign of ( $\mathrm{D}-(\mathrm{S}+\mathrm{C})$ ). $\mathrm{Z}=\mathrm{Z} \mathrm{AND}$ (result ==0). |
| . | Math and Logic | CMP | D, \#\#\} | \{WC/WZ/WCZ \} | Compare $D$ to $S$. $C$ = borrow of ( $D-S$ ). $Z=(D==S)$. |
| . | Math and Logic | CMPX | D, \#\#\} | \{WC/WZ/WCZ \} | Compare D to ( $\mathrm{S}+\mathrm{C}$ ), extended. $\quad$ C = borrow of ( $\mathrm{D}-(\mathrm{S}+\mathrm{C})$ ). $\mathrm{Z}=\mathrm{Z}$ AND ( $\mathrm{D}==\mathrm{S}+\mathrm{C})$. |
| . | Math and Logic | CMPS | D, \#\#\} | \{WC/WZ/WCZ \} | Compare D to S, signed. $\quad C=$ correct sign of ( $\mathrm{D}-\mathrm{S}$ ). $\quad \mathrm{Z}=(\mathrm{D}==\mathrm{S})$. |
| . | Math and Logic | CMPSX | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | \{WC/WZ/WCZ \} | Compare D to ( $\mathrm{S}+\mathrm{C}$ ), signed and extended. $\quad C=$ correct sign of ( $\mathrm{D}-(\mathrm{S}+\mathrm{C})$ ). $\mathrm{Z}=\mathrm{Z}$ AND ( $\mathrm{D}==\mathrm{S}+\mathrm{C})$. |
| . | Math and Logic | CMPR | D, \#\#\} | \{WC/WZ/WCZ \} | Compare S to D (reverse). $\quad C=$ borrow of (S-D). $\mathrm{Z}=(\mathrm{D}==\mathrm{S})$. |
| . | Math and Logic | CMPM | D, $\{\#\}$ S | \{WC/WZ/WCZ \} | Compare $D$ to $S$, get MSB of difference into $C$. $\quad C=M S B$ of $(D-S)$. $\quad$ = $=(D==S)$. |
| . | Math and Logic | SUBR | D, \#\#\} | \{WC/WZ/WCZ \} | Subtract D from S (reverse). $\quad \mathrm{D}=\mathrm{S}-\mathrm{D}$. $\mathrm{C}=$ borrow of ( $\mathrm{S}-\mathrm{D}$ ). |
| . | Math and Logic | CMPSUB | D, \#\#\} | \{WC/WZ/WCZ \} | Compare and subtract $S$ from $D$ if $D>=S$. If $D=>S$ then $D=D-S$ and $C=1$, else $D$ same and $C=0$. * |
| . | Math and Logic | FGE | D, $\{\#\}$ S | \{WC/WZ/WCZ \} | Force $\mathrm{D}>=\mathrm{S}$. If $\mathrm{D}<\mathrm{S}$ then $\mathrm{D}=\mathrm{S}$ and $\mathrm{C}=1$, else D same and $\mathrm{C}=0$. * |
| . | Math and Logic | FLE | D, \#\#\} | \{WC/WZ/WCZ \} | Force $\mathrm{D}<=\mathrm{S}$. If $\mathrm{D}>\mathrm{S}$ then $\mathrm{D}=\mathrm{S}$ and $\mathrm{C}=1$, else D same and $\mathrm{C}=0$. * |
| . | Math and Logic | FGES | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | \{WC/WZ/WCZ \} | Force $\mathrm{D}>=S$, signed. If $\mathrm{D}<\mathrm{S}$ then $\mathrm{D}=\mathrm{S}$ and $\mathrm{C}=1$, else D same and $\mathrm{C}=0$. * |
| . | Math and Logic | FLES | D, \#\#\} | \{WC/WZ/WCZ \} | Force $\mathrm{D}<=S$, signed. If $\mathrm{D}>\mathrm{S}$ then $\mathrm{D}=\mathrm{S}$ and $\mathrm{C}=1$, else D same and $\mathrm{C}=0$. * |
| . | Math and Logic | SUMC | D, $\{\#\}$ S | \{WC/WZ/WCZ \} | Sum +/-S into D by C. If C = 1 then D = D - S, else D = D + S. C = correct sign of ( $\mathrm{D}+/-\mathrm{S}$ ). * |
| . | Math and Logic | SUMNC | D, \#\#\} | \{WC/WZ/WCZ \} | Sum +/-S into D by !C. If C = 0 then $\mathrm{D}=\mathrm{D}-\mathrm{S}$, else $\mathrm{D}=\mathrm{D}+\mathrm{S}$. $\mathrm{C}=$ correct sign of ( $\mathrm{D}+/-\mathrm{S}$ ). * |
| . | Math and Logic | SUMZ | D, \#\#\} | \{WC/WZ/WCZ \} | Sum +/-S into $D$ by $Z$. If $Z=1$ then $D=D-S$, else $D=D+S$. $C=$ correct sign of $(D+/-S)$. * |
| . | Math and Logic | SUMNZ | D, $\{\#$ \}S | \{WC/WZ/WCZ \} | Sum +/-S into D by Z . If $\mathrm{Z}=0$ then $\mathrm{D}=\mathrm{D}-\mathrm{S}$, else $\mathrm{D}=\mathrm{D}+\mathrm{S}$. $\mathrm{C}=$ correct sign of ( $\mathrm{D}+/-\mathrm{S})$. * |
| . | Math and Logic | TESTB | D, \# \} S | WC/WZ | Test bit $\mathrm{S}[4: 0]$ of D , write to $\mathrm{C} / \mathrm{Z} . \mathrm{C} / \mathrm{Z}=\mathrm{D}[\mathrm{S}[4: 0]]$. |
| . | Math and Logic | TESTBN | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | WC/WZ | Test bit S[4:0] of !D, write to C/Z. $\mathrm{C} / \mathrm{Z}=\quad$ ! $\mathrm{D}[\mathrm{S}[4: 0]]$. |
| . | Math and Logic | TESTB | D, \#\#\} | ANDC/ANDZ | Test bit S[4:0] of D, AND into C/Z. C/Z = C/Z AND D[S[4:0]]. |
| . | Math and Logic | TESTBN | D, $\{\#\}$ S | ANDC/ANDZ | Test bit S[4:0] of !D, AND into C/Z. C/Z = C/Z AND !D[S[4:0]]. |
| . | Math and Logic | TESTB | D, \#\#\} | ORC/ORZ | Test bit S[4:0] of D, OR into C/Z. $\mathrm{C} / \mathrm{Z}=\mathrm{C} / \mathrm{Z}$ OR $\mathrm{D}[\mathrm{S}[4: 0]]$. |
| . | Math and Logic | TESTBN | D, $\{\#$ \}S | ORC/ORZ | Test bit S[4:0] of ! $\mathrm{D}, \mathrm{OR}$ into $\mathrm{C} / \mathrm{Z} . \mathrm{C} / \mathrm{Z}=\mathrm{C} / \mathrm{Z}$ OR ! $\mathrm{D}[\mathrm{S}[4: 0]]$. |
| . | Math and Logic | TESTB | D, \#\#\} | XORC/XORZ | Test bit S[4:0] of D, XOR into C/Z. $\mathrm{C} / \mathrm{Z}=\mathrm{C} / \mathrm{Z}$ XOR D[S[4:0]]. |
| . | Math and Logic | TESTBN | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | XORC/XORZ | Test bit S[4:0] of ! D, XOR into C/Z. $\mathrm{C} / \mathrm{Z}=\mathrm{C} / \mathrm{Z}$ XOR ! $\mathrm{D}[\mathrm{S}[4: 0]]$. |
| . | Math and Logic | BITL | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | \{WCZ \} | Bits D[S[9:5]+S[4:0]:S[4:0]] $=0$. Prior SETQ overrides S[9:5]. C,Z $=$ original D[S[4:0]]. |
| . | Math and Logic | BITH | D, \#\# ${ }^{\text {S }}$ | \{WCZ \} | Bits D[S[9:5]+S[4:0]:S[4:0]] = 1. Prior SETQ overrides S[9:5]. C,Z = original D[S[4:0]]. |


|  | Math and Logic | BITC | D, \{\#\} S | \{WCZ \} | Bits D[S[9:5]+S[4:0]:S[4:0]] = C. Prior SETQ overrides S[9:5]. C,Z = original D[S[4:0]]. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Math and Logic | BITNC | D, \{\#\} S | \{WCZ \} | Bits D[S[9:5]+S[4:0]:S[4:0]] = !C. Prior SETQ overrides S[9:5]. C,Z = original D[S[4:0]]. |
|  | Math and Logic | BITZ | D, \{\#\}S | \{WCZ \} | Bits D[S[9:5]+S[4:0]:S[4:0]] = Z. Prior SETQ overrides S[9:5]. C,Z = original D[S[4:0]]. |
|  | Math and Logic | BITNZ | D, \#\#\} | \{WCZ \} | Bits D[S[9:5]+S[4:0]:S[4:0]] = !Z. Prior SETQ overrides S[9:5]. C,Z = original D[S[4:0]]. |
|  | Math and Logic | BITRND | D, \{\#\}S | \{WCZ \} | Bits D[S[9:5]+S[4:0]:S[4:0]] = RNDs. Prior SETQ overrides S[9:5]. C,Z = original D[S[4:0]]. |
| . | Math and Logic | BITNOT | D, \#\#\} | \{WCZ \} | Toggle bits D[S[9:5]+S[4:0]:S[4:0]]. Prior SETQ overrides S[9:5]. C,Z = original D[S[4:0]]. |
| . | Math and Logic | AND | D, \#\#\} | \{WC/WZ/WCZ \} | AND S into D. D=D \& S. C = parity of result. * |
|  | Math and Logic | ANDN | D, \# \} S | \{WC/WZ/WCZ \} | AND !S into D. D = D \& ! S. C = parity of result. * |
|  | Math and Logic | OR | D, \{\#\}S | \{WC/WZ/WCZ \} | OR S into D. D = D \| S. C = parity of result. * |
|  | Math and Logic | XOR | D, \#\#\} | \{WC/WZ/WCZ \} | XOR S into D. D = D ${ }^{\wedge} \mathrm{S}$. C = parity of result. * |
|  | Math and Logic | MUXC | D, \#\#\} | \{WC/WZ/WCZ \} | Mux C into each D bit that is '1' in S. D = (!S \& D ) \| ( \& \{32\{ C \} ). C = parity of result. * |
| . | Math and Logic | MUXNC | D, \{\#\}S | \{WC/WZ/WCZ \} | Mux !C into each D bit that is '1' in S. D = (IS \& D )\| (S \& \{32\{!C\}\}). C = parity of result. * |
| . | Math and Logic | MUXZ | D, \{\#\}S | \{WC/WZ/WCZ \} | Mux Z into each D bit that is '1' in S. D = ( S \& D ) \| ( S \{ $32\{\mathrm{Z}\}$ ). $\mathrm{C}=$ parity of result. * |
| . | Math and Logic | MUXNZ | D, \{\#\} S | \{WC/WZ/WCZ \} | Mux ! $Z$ into each D bit that is ' 1 ' in S. D = (!S \& D ) \| ( \& \{32\{!Z\}\}). C = parity of result. * |
|  | Math and Logic | MOV | D, \{\#\}S | \{WC/WZ/WCZ \} | Move S into D. D = S. C = S[31]. * |
| . | Math and Logic | NOT | D, $\ddagger$ \# \} | \{WC/WZ/WCZ \} | Get ! S into D. D = !S. C = ! S[31]. * |
| alias | Math and Logic | NOT | D | \{WC/WZ/WCZ \} | Get !D into D. D = !D. C = ! [ [31]. * |
|  | Math and Logic | ABS | D, $\{\#$ \} S | \{WC/WZ/WCZ \} | Get absolute value of S into D. D = ABS(S). C = S[31]. * |
| alias | Math and Logic | ABS | D | \{WC/WZ/WCZ \} | Get absolute value of D into D. D = ABS(D). C = D[31]. * |
| . | Math and Logic | NEG | D, \# \} S | \{WC/WZ/WCZ \} | Negate S into D. D = -S. C = MSB of result. * |
| alias | Math and Logic | NEG | D | \{WC/WZ/WCZ \} | Negate D. D = -D. C = MSB of result. * |
| . | Math and Logic | NEGC | D, 1 \# \} | \{WC/WZ/WCZ \} | Negate $S$ by $C$ into $D$. If $C=1$ then $D=-S$, else $D=S$. $C=M S B$ of result. * |
| alias | Math and Logic | NEGC | D | \{WC/WZ/WCZ \} | Negate $D$ by $C$. If $C=1$ then $D=-D$, else $D=D . C=M S B$ of result. * |
|  | Math and Logic | NEGNC | D, \{\#\}S | \{WC/WZ/WCZ \} | Negate $S$ by ! $C$ into $D$. If $C=0$ then $D=-S$, else $D=S$. $C=M S B$ of result. * |
| alias | Math and Logic | NEGNC | D | \{WC/WZ/WCZ \} | Negate D by! C . If $\mathrm{C}=0$ then $\mathrm{D}=-\mathrm{D}$, else $\mathrm{D}=\mathrm{D} . \mathrm{C}=\mathrm{MSB}$ of result. * |
| . | Math and Logic | NEGZ | D, \#\# S | \{WC/WZ/WCZ \} | Negate $S$ by $Z$ into $D$. If $Z=1$ then $D=-S$, else $D=S$. $C=M S B$ of result. * |
| alias | Math and Logic | NEGZ | D | \{WC/WZ/WCZ \} | Negate $D$ by $Z$. If $Z=1$ then $D=-D$, else $D=D . C=M S B$ of result. * |
| . | Math and Logic | NEGNZ | D, 1 \# \} ${ }^{\text {S }}$ | \{WC/WZ/WCZ \} | Negate $S$ by $!Z$ into $D$. If $Z=0$ then $D=-S$, else $D=S$. $C=M S B$ of result. * |
| alias | Math and Logic | NEGNZ | D | \{WC/WZ/WCZ \} | Negate D by Z . If $\mathrm{Z}=0$ then $\mathrm{D}=-\mathrm{D}$, else $\mathrm{D}=\mathrm{D} . \mathrm{C}=\mathrm{MSB}$ of result. * |
|  | Math and Logic | INCMOD | D, \{\#\}S | \{WC/WZ/WCZ \} | Increment with modulus. If $\mathrm{D}=\mathrm{S}$ then $\mathrm{D}=0$ and $\mathrm{C}=1$, else $\mathrm{D}=\mathrm{D}+1$ and $\mathrm{C}=0$. * |
| . | Math and Logic | DECMOD | D, \{\#\}S | \{WC/WZ/WCZ \} | Decrement with modulus. If $\mathrm{D}=0$ then $\mathrm{D}=\mathrm{S}$ and $\mathrm{C}=1$, else $\mathrm{D}=\mathrm{D}-1$ and $\mathrm{C}=0$. * |
| . | Math and Logic | ZEROX | D, \{\#\}S | \{WC/WZ/WCZ \} | Zero-extend D above bit S[4:0]. C = MSB of result. * |
| . | Math and Logic | SIGNX | D, \{\#\} S | \{WC/WZ/WCZ \} | Sign-extend D from bit S[4:0]. C = MSB of result. * |
| . | Math and Logic | ENCOD | D, \# \} S | \{WC/WZ/WCZ \} | Get bit position of top-most '1' in S into D. D = position of top '1' in S (0..31). C = (S ! = 0). * |
| alias | Math and Logic | ENCOD | D | \{WC/WZ/WCZ \} | Get bit position of top-most '1' in D into D. D = position of top '1' in S (0..31). C = (S != 0). * |
| . | Math and Logic | ONES | D, 1 \# \} | \{WC/WZ/WCZ \} | Get number of '1's in S into D. D = number of '1's in S (0..32). C = LSB of result. * |
| alias | Math and Logic | ONES | D | \{WC/WZ/WCZ \} | Get number of '1's in D into D. D = number of '1's in S (0..32). C = LSB of result. * |
|  | Math and Logic | TEST | D, \#\# S | \{WC/WZ/WCZ \} | Test D with S. C = parity of ( D \& S). $\mathrm{Z}=((\mathrm{D} \& \mathrm{~S})==0)$. |
| alias | Math and Logic | TEST | D | \{WC/WZ/WCZ \} | Test D. C = parity of $\mathrm{D} . \mathrm{Z}=(\mathrm{D}==0)$. |
| . | Math and Logic | TESTN | D, \{\#\} S | \{WC/WZ/WCZ \} | Test D with !S. C = parity of (D \& ! S). Z = ( D \& ! S$)==0$ ). |
| . | Math and Logic | SETNIB | D, \{\#\}S,\#N |  | Set S[3:0] into nibble N in D , keeping rest of D same. |
| alias | Math and Logic | SETNIB | \{\#\}S |  | Set S[3:0] into nibble established by prior ALTSN instruction. |
| . | Math and Logic | GETNIB | D, \{\#\}S,\#N |  | Get nibble N of S into D. D = \{28'b0, S.NIBBLE[N]). |
| alias | Math and Logic | GETNIB | D |  | Get nibble established by prior ALTGN instruction into D. |
|  | Math and Logic | ROLNIB | D, \#\}S,\#N |  | Rotate-left nibble N of S into D. D = \{D[27:0], S.NIBBLE[N]). |
| alias | Math and Logic | ROLNIB | D |  | Rotate-left nibble established by prior ALTGN instruction into D. |
| . | Math and Logic | SETBYTE | D, \{\#\}S,\#N |  | Set S[7:0] into byte $N$ in $D$, keeping rest of $D$ same. |



| . | Math and Logic | MULS |  | $\mathrm{D}=$ signed (D[15:0]* S[15:0]). $Z=(\mathrm{S}==0) \mid$ ( $\mathrm{D}==0$ ). |
| :---: | :---: | :---: | :---: | :---: |
| . | Math and Logic | SCA | D,\{\#\}S $\{$ WZ | Next instruction's S value = unsigned (D[15:0] * S[15:0]) >> 16. * |
| . | Math and Logic | SCAS | D,\{\#\}S \{WZ\} | Next instruction's S value $=$ signed ( $\mathrm{D}[15: 0] * \mathrm{~S}[15: 0]$ ) >> 14. In this scheme, $\$ 4000=1.0$ and $\$ \mathrm{C} 000=-1.0$. |
| . | Pixel Mixer | ADDPIX | D, \{\#\}S | Add bytes of S into bytes of D, with \$FF saturation. |
|  | Pixel Mixer | MULPIX | D, $\{\#$ \}S | Multiply bytes of S into bytes of D , where $\$ \mathrm{FF}=1.0$. |
|  | Pixel Mixer | BLNPIX | D, \{\#\}S | Alpha-blend bytes of S into bytes of D, using SETPIV value. |
| . | Pixel Mixer | MIXPIX | D, $\{\#\}$ S | Mix bytes of $S$ into bytes of D, using SETPIX and SETPIV values. |
| . | Events - Configuration | ADDCT1 | D, \{\#\}S | Set CT1 event to trigger on CT = + S. Adds S into D. |
| . | Events - Configuration | ADDCT2 | D, \#\#\} | Set CT2 event to trigger on $\mathrm{CT}=\mathrm{D}+\mathrm{S}$. Adds S into D . |
| . | Events - Configuration | ADDCT3 | D, \{\#\}S | Set CT3 event to trigger on $\mathrm{CT}=\mathrm{D}+\mathrm{S}$. Adds S into D. |
| . | Hub RAM - Write | WMLONG | D, $\mathrm{D}^{\text {d }} \mathrm{S} / \mathrm{P}$ | Write only non-\$00 bytes in D[31:0] to hub address \{\#\}S/PTRx. Prior SETQ/SETQ2 invokes cog/LUT block transfer. |
| . | Smart Pins | RQPIN | D, \{\#\}S ${ }^{\text {S }}$ [WC\} | Read smart pin S[5:0] result "Z" into D, don't acknowledge smart pin ("Q" in RQPIN means "quiet"). C = modal result. |
| . | Smart Pins | RDPIN | D,\{\#\}S ${ }^{\text {S }}$ (WC\} | Read smart pin S[5:0] result "Z" into D, acknowledge smart pin. C = modal result. |
| . | Lookup Table | RDLUT | D,\{\#\}S/P \{WC/WZ/WCZ\} | Read data from LUT address \{\#\}S/PTRx into D. C = MSB of data. * |
| . | Hub RAM - Read | RDBYTE | D,\{\#\}S/P \{WC/WZ/WCZ\} | Read zero-extended byte from hub address \{\#\}S/PTRx into D. C = MSB of byte. * |
| . | Hub RAM - Read | RDWORD | D,\{\#\}S/P \{WC/WZ/WCZ\} | Read zero-extended word from hub address \{\#\}S/PTRx into D. C = MSB of word. * |
|  | Hub RAM - Read | RDLONG | D, \{\#\}S/P \{WC/WZ/WCZ\} | Read long from hub address \{\#\}S/PTRx into D. C = MSB of long. * Prior SETQ/SETQ2 invokes cog/LUT block transfer. |
| alias | Hub RAM - Read | POPA | D $\{$ WC/WZ/WCZ $\}$ | Read long from hub address --PTRA into D. C = MSB of long. * |
| alias | Hub RAM - Read | POPB | D $\{$ WC/WZ/WCZ $\}$ | Read long from hub address --PTRB into D. C = MSB of long. * |
| . | Branch S - Call | CALLD | D,\{\#\}S $\{$ WC/WZ/WCZ \} | Call to S** by writing \{C, Z, 10'b0, PC[19:0]\} to D. C = S[31], Z = S[30]. |
| alias | Branch S - Resume | RESI3 |  | Resume from INT3. (CALLD \$1F0,\$1F1 WC,WZ) |
| alias | Branch S - Resume | RESI2 |  | Resume from INT2. (CALLD \$1F2,\$1F3 WC,WZ) |
| alias | Branch S - Resume | RESI1 |  | Resume from INT1. (CALLD \$1F4,\$1F5 WC,WZ) |
| alias | Branch S - Resume | RESIO |  | Resume from INT0. (CALLD \$1FE,\$1FF WC,WZ) |
| alias | Branch S - Return | RETI3 |  | Return from INT3. (CALLD \$1FF,\$1F1 WC,WZ) |
| alias | Branch S - Return | RETI2 |  | Return from INT2. (CALLD \$1FF,\$1F3 WC,WZ) |
| alias | Branch S - Return | RETI1 |  | Return from INT1. (CALLD \$1FF,\$1F5 WC,WZ) |
| alias | Branch S - Return | RETIO |  | Return from INT0. (CALLD \$1FF,\$1FF WC,WZ) |
| . | Branch S - Call | CALLPA | \{\#\}D,\{\#\}S | Call to $\mathrm{S}^{* *}$ by pushing \{C, Z, 10'b0, PC[19:0]\} onto stack, copy D to PA. |
| . | Branch S - Call | CALLPB | \{\#\}D, \{\#\}S | Call to S** by pushing \{C, Z, 10'b0, PC[19:0]\} onto stack, copy D to PB. |
| . | Branch S - Mod \& Test | DJZ | D, \{\#\}S | Decrement D and jump to $\mathrm{S}^{* *}$ if result is zero. |
| . | Branch S - Mod \& Test | DJNZ | D, \#\#\} | Decrement $D$ and jump to $S^{* *}$ if result is not zero. |
| . | Branch S - Mod \& Test | DJF | D, \{\#\}S | Decrement D and jump to $\mathrm{S}^{* *}$ if result is \$FFFF_FFFF. |
| . | Branch S - Mod \& Test | DJNF | D, $\left\{\#\right.$ \} ${ }^{\text {S }}$ | Decrement D and jump to $\mathrm{S}^{* *}$ if result is not \$FFFF_FFFF. |
| . | Branch S - Mod \& Test | IJZ | D, \{\#\} S | Increment D and jump to $\mathrm{S}^{* *}$ if result is zero. |
| . | Branch S - Mod \& Test | IJNZ | D, \{\#\}S | Increment D and jump to $\mathrm{S}^{* *}$ if result is not zero. |
| . | Branch S - Test | TJZ | D, $\# \#\}$ S | Test $D$ and jump to $S^{* *}$ if $D$ is zero. |
| . | Branch S - Test | TJNZ | D, \{\#\}S | Test D and jump to $\mathrm{S}^{* *}$ if D is not zero. |
| . | Branch S - Test | TJF | D, $\{\#\}$ S | Test D and jump to $\mathrm{S}^{* *}$ if D is full ( $\mathrm{D}=\$$ \$FFF_FFFF). |
| . | Branch S - Test | TJNF | D, \#\#\} | Test D and jump to $\mathrm{S}^{* *}$ if D is not full ( D ! = \$FFFF_FFFF). |
| . | Branch S - Test | TJS | D, \{\#\}S | Test D and jump to $\mathrm{S}^{* *}$ if D is signed ( $\mathrm{D}[31]=1$ ). |
| . | Branch S - Test | TJNS | D, \{\#\}S | Test D and jump to $\mathrm{S}^{* *}$ if D is not signed ( $\mathrm{D}[31]=0$ ). |
| . | Branch S - Test | TJV | D, \#\# \} | Test D and jump to $\mathrm{S}^{* *}$ if D overflowed ( $\mathrm{D}[31]$ ! = C, C = 'correct sign' from last addition/subtraction). |
| . | Events - Branch | JINT | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if INT event flag is set. |
| . | Events - Branch | JCT1 | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if CT1 event flag is set. |
| . | Events - Branch | JCT2 | \{\#\} ${ }^{\text {d }}$ | Jump to $\mathrm{S}^{* *}$ if CT2 event flag is set. |
| . | Events - Branch | JСT3 | \{\#\} | Jump to $\mathrm{S}^{* *}$ if CT3 event flag is set. |


|  | Events - Branch | JSE1 | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if SE1 event flag is set. |
| :---: | :---: | :---: | :---: | :---: |
|  | Events - Branch | JSE2 | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if SE2 event flag is set. |
|  | Events - Branch | JSE3 | \{\#\}S | Jump to $S^{* *}$ if SE3 event flag is set. |
|  | Events - Branch | JSE4 | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if SE4 event flag is set. |
| . | Events - Branch | JPAT | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if PAT event flag is set. |
| . | Events - Branch | JFBW | \{\#\}S | Jump to $S^{* *}$ if FBW event flag is set. |
| . | Events - Branch | JXMT | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if XMT event flag is set. |
| . | Events - Branch | JXFI | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if XFI event flag is set. |
| . | Events - Branch | JXRO | \{\#\}S | Jump to $S^{* *}$ if XRO event flag is set. |
| . | Events - Branch | JXRL | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if XRL event flag is set. |
| . | Events - Branch | JATN | \{\#\}S | Jump to $S^{* *}$ if ATN event flag is set. |
| . | Events - Branch | JQMT | \{\#\}S | Jump to $S^{* *}$ if QMT event flag is set. |
| . | Events - Branch | JNINT | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if INT event flag is clear. |
| . | Events - Branch | JNCT1 | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if CT1 event flag is clear. |
| . | Events - Branch | JNCT2 | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if CT2 event flag is clear. |
| . | Events - Branch | JNCT3 | \{\#\}S | Jump to ${ }^{* *}$ if CT3 event flag is clear. |
| . | Events - Branch | JNSE1 | \{\#\}S | Jump to ${ }^{* *}$ if SE1 event flag is clear. |
| . | Events - Branch | JNSE2 | \{\#\}S | Jump to ${ }^{* *}$ if SE2 event flag is clear. |
| . | Events - Branch | JNSE3 | \{\#\}S | Jump to ${ }^{* *}$ if SE3 event flag is clear. |
| . | Events - Branch | JNSE4 | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if SE4 event flag is clear. |
| . | Events - Branch | JNPAT | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if PAT event flag is clear. |
| . | Events - Branch | JNFBW | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if FBW event flag is clear. |
| . | Events - Branch | JNXMT | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if XMT event flag is clear. |
| . | Events - Branch | JNXFI | \{\#\}S | Jump to $S^{* *}$ if XFI event flag is clear. |
| . | Events - Branch | JNXRO | \{\#\}S | Jump to $S^{* *}$ if XRO event flag is clear. |
| . | Events - Branch | JNXRL | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if XRL event flag is clear. |
| . | Events - Branch | JNATN | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if ATN event flag is clear. |
| . | Events - Branch | JNQMT | \{\#\}S | Jump to $\mathrm{S}^{* *}$ if QMT event flag is clear. |
|  | Miscellaneous | <empty> | \{\#\}D,\{\#\}S | <empty> |
| . | Miscellaneous | <empty> | \{\#\}D, \{\#\}S | <empty> |
| . | Events - Configuration | SETPAT | \{\#\}D, \{\#\}S | Set pin pattern for PAT event. C selects INA/INB, Z selects =/!=, D provides mask value, S provides match value. |
| alias | Smart Pins | AKPIN | \{\#\}S | Acknowledge smart pins S[10:6]+S[5:0]..S[5:0]. Wraps within A/B pins. Prior SETQ overrides S[10:6]. |
| . | Smart Pins | WRPIN | \{\#\}D, \{\#\}S | Set mode of smart pins S[10:6]+S[5:0]..S[5:0] to D, acknowledge smart pins. Wraps within A/B pins. Prior SETQ overrides S[10:6]. |
| . | Smart Pins | WXPIN | \{\#\}D, ${ }^{\text {\# }}$ \} S | Set "X" of smart pins S[10:6]+S[5:0]..S[5:0] to D, acknowledge smart pins. Wraps within A/B pins. Prior SETQ overrides S[10:6]. |
| . | Smart Pins | WYPIN | \{\#\}D, ${ }^{\text {\# }}$ \} S | Set "Y" of smart pins S[10:6]+S[5:0]..S[5:0] to D, acknowledge smart pins. Wraps within A/B pins. Prior SETQ overrides S[10:6]. |
| . | Lookup Table | WRLUT | \{\#\}D, \{\#\}S/P | Write D to LUT address \{\#\}S/PTRx. |
| . | Hub RAM - Write | WRBYTE | \{\#\}D,\{\#\}S/P | Write byte in D[7:0] to hub address \{\#\}S/PTRx. |
| . | Hub RAM - Write | WRWORD | \{\#\}D, \# \}S/P $^{\text {d }}$ | Write word in D[15:0] to hub address \{\#\}S/PTRx. |
| . | Hub RAM - Write | WRLONG | \{\#\}D, \{\#\}S/P | Write long in D[31:0] to hub address \{\#\}S/PTRx. Prior SETQ/SETQ2 invokes cog/LUT block transfer. |
| alias | Hub RAM - Write | PUSHA | \{\#\}D | Write long in D[31:0] to hub address PTRA++. |
| alias | Hub RAM - Write | PUSHB | \{\#\}D | Write long in D[31:0] to hub address PTRB++. |
| . | Hub FIFO - New Read | RDFAST | \{\#\}D, ${ }^{\text {\# }}$ \}S | Begin new fast hub read via FIFO. $\mathrm{D}[31]=$ no wait, $\mathrm{D}[13: 0]=$ block size in 64-byte units ( $0=\mathrm{max}$ ), $\mathrm{S}[19: 0]=$ block start address. |
| . | Hub FIFO - New Write | WRFAST | \{\#\}D, ${ }^{\text {\# }}$ \} S | Begin new fast hub write via FIFO. $\mathrm{D}[31]=$ no wait, $\mathrm{D}[13: 0]=$ block size in 64 -byte units ( $0=$ max), S[19:0] = block start address. |
| . | Hub FIFO - New Block | FBLOCK | \{\#\}D, \{\#\}S | Set next block for when block wraps. D[13:0] = block size in 64 -byte units ( $0=$ max), S[19:0] = block start address. |
| . | Streamer | XINIT | \{\#\}D, ${ }^{\text {\# }}$ \} S | Issue streamer command immediately, zeroing phase. |
| alias | Streamer | XSTOP |  | Stop streamer immediately. |
| . | Streamer | XZERO | \{\#\}D, \{\#\}S | Buffer new streamer command to be issued on final NCO rollover of current command, zeroing phase. |



| . | Events - Poll | POLLPAT |  | \{WC/WZ/WCZ \} | Get PAT event flag into C/Z, then clear it. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Events - Poll | POLLFBW |  | \{WC/WZ/WCZ \} | Get FBW event flag into C/Z, then clear it. |
|  | Events - Poll | POLLXMT |  | \{WC/WZ/WCZ \} | Get XMT event flag into C/Z, then clear it. |
|  | Events - Poll | POLLXFI |  | \{WC/WZ/WCZ \} | Get XFI event flag into C/Z, then clear it. |
| . | Events - Poll | POLLXRO |  | \{WC/WZ/WCZ \} | Get XRO event flag into C/Z, then clear it. |
|  | Events - Poll | POLLXRL |  | \{WC/WZ/WCZ \} | Get XRL event flag into C/Z, then clear it. |
|  | Events - Poll | POLLATN |  | \{WC/WZ/WCZ \} | Get ATN event flag into C/Z, then clear it. |
|  | Events - Poll | POLLQMT |  | \{WC/WZ/WCZ \} | Get QMT event flag into C/Z, then clear it. |
|  | Events - Wait | WAITINT |  | \{WC/WZ/WCZ \} | Wait for INT event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
|  | Events - Wait | WAITCT1 |  | \{WC/WZ/WCZ \} | Wait for CT1 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
| . | Events - Wait | WAITCT2 |  | \{WC/WZ/WCZ \} | Wait for CT2 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
|  | Events - Wait | WAITCT3 |  | \{WC/WZ/WCZ \} | Wait for CT3 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
|  | Events - Wait | WAITSE1 |  | \{WC/WZ/WCZ \} | Wait for SE1 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
|  | Events - Wait | WAITSE2 |  | \{WC/WZ/WCZ \} | Wait for SE2 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
|  | Events - Wait | WAITSE3 |  | \{WC/WZ/WCZ \} | Wait for SE3 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
| . | Events - Wait | WAITSE4 |  | \{WC/WZ/WCZ \} | Wait for SE4 event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
| . | Events - Wait | WAITPAT |  | \{WC/WZ/WCZ \} | Wait for PAT event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
| . | Events - Wait | WAITFBW |  | \{WC/WZ/WCZ \} | Wait for FBW event flag, then clear it. Prior SETQ sets optional CT timeout value. $\mathrm{C} / \mathrm{Z}=$ timeout. |
|  | Events - Wait | WAITXMT |  | \{WC/WZ/WCZ \} | Wait for XMT event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
|  | Events - Wait | WAITXFI |  | \{WC/WZ/WCZ \} | Wait for XFI event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
| . | Events - Wait | WAITXRO |  | \{WC/WZ/WCZ \} | Wait for XRO event flag, then clear it. Prior SETQ sets optional CT timeout value. $\mathrm{C} / \mathrm{Z}=$ timeout. |
| . | Events - Wait | WAITXRL |  | \{WC/WZ/WCZ \} | Wait for XRL event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
| . | Events - Wait | WAITATN |  | \{WC/WZ/WCZ \} | Wait for ATN event flag, then clear it. Prior SETQ sets optional CT timeout value. C/Z = timeout. |
| . | Interrupts | ALLOWI |  |  | Allow interrupts (default). |
| . | Interrupts | STALLI |  |  | Stall Interrupts. |
| . | Interrupts | TRGINT1 |  |  | Trigger INT1, regardless of STALLI mode. |
| . | Interrupts | TRGINT2 |  |  | Trigger INT2, regardless of STALLI mode. |
| . | Interrupts | TRGINT3 |  |  | Trigger INT3, regardless of STALLI mode. |
| . | Interrupts | NIXINT1 |  |  | Cancel INT1. |
| . | Interrupts | NIXINT2 |  |  | Cancel INT2. |
| . | Interrupts | NIXINT3 |  |  | Cancel INT3. |
| . | Interrupts | SETINT1 | \{\#\}D |  | Set INT1 source to D[3:0]. |
| . | Interrupts | SETINT2 | \{\#\}D |  | Set INT2 source to D[3:0]. |
| . | Interrupts | SETINT3 | \{\#\}D |  | Set INT3 source to D[3:0]. |
| . | Miscellaneous | SETQ | \{\#\}D |  | Set Q to D. Use before RDLONG/WRLONG/WMLONG to set block transfer. Also used before MUXQ/COGINIT/QDIV/QFRAC/QROTATE/WAITxxx. |
| . | Miscellaneous | SETQ2 | \{\#\}D |  | Set Q to D. Use before RDLONG/WRLONG/WMLONG to set LUT block transfer. |
| . | Miscellaneous | PUSH | \{\#\}D |  | Push D onto stack. |
| . | Miscellaneous | POP | D | \{WC/WZ/WCZ \} | Pop stack (K). D = K. C = K[31]. * |
| . | Branch D - Jump | JMP | D | \{WC/WZ/WCZ \} | Jump to D. $\quad C=D[31], Z=D[30], P C=D[19: 0]$. |
| . | Branch D - Call | CALL | D | \{WC/WZ/WCZ \} | Call to D by pushing $\{\mathrm{C}, \mathrm{Z}, 10 \mathrm{~b} 0, \mathrm{PC}[19: 0]\}$ onto stack. $\quad C=D[31], Z=D[30], P C=D[19: 0]$. |
|  | Branch Return | RET |  | \{WC/WZ/WCZ \} | Return by popping stack (K). $\mathrm{C}=\mathrm{K}[31], \mathrm{Z}=\mathrm{K}[30], \mathrm{PC}=\mathrm{K}[19: 0]$. |
| . | Branch D - Call | CALLA | D | \{WC/WZ/WCZ \} | Call to D by writing $\{\mathrm{C}, \mathrm{Z}, 10 \mathrm{~b} 0, \mathrm{PC[19:0]} \mathrm{\}}$ to hub long at PTRA++. $\mathrm{C}=\mathrm{D}[31], \mathrm{Z}=\mathrm{D}[30], \mathrm{PC}=\mathrm{D}[19: 0]$. |
| . | Branch Return | RETA |  | \{WC/WZ/WCZ \} | Return by reading hub long (L) at --PTRA. $\mathrm{C}=\mathrm{L}[31], \mathrm{Z}=\mathrm{L}[30], \mathrm{PC}=\mathrm{L}$ [19:0]. |
| . | Branch D - Call | CALLB | D | \{WC/WZ/WCZ \} | Call to D by writing $\{\mathrm{C}, \mathrm{Z}, 10 \mathrm{b0}, \mathrm{PC}[19: 0]\}$ to hub long at $\mathrm{PTRB}++. \quad \mathrm{C}=\mathrm{D}[31], \mathrm{Z}=\mathrm{D}[30], \mathrm{PC}=\mathrm{D}[19: 0]$. |
| . | Branch Return | RETB |  | \{WC/WZ/WCZ \} | Return by reading hub long (L) at --PTRB. $\mathrm{C}=\mathrm{L}[31], \mathrm{Z}=\mathrm{L}[30], \mathrm{PC}=\mathrm{L}$ [19:0]. |
| . | Branch D - Jump | JMPREL | \{\#\}D |  | Jump ahead/back by D instructions. For cogex, PC += D[19:0]. For hubex, PC += D[17:0] <<2. |
| . | Branch D - Skip | SKIP | \{\#\}D |  | Skip instructions per D. Subsequent instructions $0 . .31$ get cancelled for each '1' bit in D[0]..D[31]. |


|  | Branch D - Jump+Skip | SKIPF \{\#\}D |  | Skip cog/LUT instructions fast per D. Like SKIP, but instead of cancelling instructions, the PC leaps over them. |
| :---: | :---: | :---: | :---: | :---: |
| . | Branch D - Call+Skip | EXECF \{\#\}D |  | Jump to D[9:0] in cog/LUT and set SKIPF pattern to D[31:10]. PC = \{10'b0, D[9:0]\}. |
| . | Hub FIFO | GETPTR D |  | Get current FIFO hub pointer into D. |
| . | Interrupts | GETBRK D | WC/WZ/WCZ | Get breakpoint status into D according to WC/WZ/WCZ. Details not yet documented. |
| . | Interrupts | COGBRK \{\#\}D |  | If in debug ISR, trigger asynchronous breakpoint in $\operatorname{cog} \mathrm{D}[3: 0]$. Cog $\mathrm{D}[3: 0]$ must have asynchronous breakpoint enabled. |
| . | Interrupts | BRK \{\#\}D |  | If in debug ISR, set next break condition to D. Else, trigger break if enabled, conditionally write break code to D[7:0]. |
| . | Lookup Table | SETLUTS \{\#\}D |  | If D[0] = 1 then enable LUT sharing, where LUT writes within the adjacent odd/even companion cog are copied to this LUT. |
| . | Color Space Converter | SETCY \{\#\}D |  | Set the colorspace converter "CY" parameter to D[31:0]. |
| . | Color Space Converter | SETCI \{\#\}D |  | Set the colorspace converter "CI" parameter to D[31:0]. |
| . | Color Space Converter | SETCQ \{\#\}D |  | Set the colorspace converter "CQ" parameter to D[31:0]. |
| . | Color Space Converter | SETCFRQ \{\#\}D |  | Set the colorspace converter "CFRQ" parameter to D[31:0]. |
| . | Color Space Converter | SETCMOD \{\#\}D |  | Set the colorspace converter "CMOD" parameter to D[8:0]. |
| . | Pixel Mixer | SETPIV \{\#\}D |  | Set BLNPIX/MIXPIX blend factor to D[7:0]. |
| . | Pixel Mixer | SETPIX \{\#\}D |  | Set MIXPIX mode to D[5:0]. |
| . | Events - Attention | COGATN \{\#\}D |  | Strobe "attention" of all cogs whose corresponging bits are high in $\mathrm{D}[15: 0]$. |
| . | Pins | TESTP \{\#\}D | WC/WZ | Test IN bit of pin D[5:0], write to C/Z. C/Z = IN[D[5:0]]. |
| . | Pins | TESTPN \{\#\}D | WC/WZ | Test ! IN bit of pin D[5:0], write to C/Z. C/Z = ! |
| . | Pins | TESTP \{\#\}D | ANDC/ANDZ | Test IN bit of pin D[5:0], AND into C/Z. C/Z = C/Z AND IN[D[5:0]]. |
| . | Pins | TESTPN \{\#\}D | ANDC/ANDZ | Test !IN bit of pin D[5:0], AND into C/Z. C/Z = C/Z AND ! IN[D[5:0]]. |
| . | Pins | TESTP \{\#\}D | ORC/ORZ | Test IN bit of pin D[5:0], OR into C/Z. $\mathrm{C} / \mathrm{Z}=\mathrm{C} / \mathrm{Z}$ OR IN[D[5:0]]. |
| . | Pins | TESTPN \{\#\}D | ORC/ORZ | Test !IN bit of pin D[5:0], OR into C/Z. C/Z = C/Z OR ! IN[D[5:0]]. |
| . | Pins | TESTP \{\#\}D | XORC/XORZ | Test IN bit of pin D[5:0], XOR into C/Z. C/Z = C/Z XOR IN[D[5:0]]. |
| . | Pins | TESTPN \{\#\}D | XORC/XORZ | Test !IN bit of pin D[5:0], XOR into C/Z. C/Z = C/Z XOR !IN[D[5:0]]. |
| . | Pins | DIRL \{\#\}D | \{WCZ \} | DIR bits of pins D[10:6]+D[5:0]..D[5:0] = 0. Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit. |
| . | Pins | DIRH \{\#\}D | \{WCZ \} | DIR bits of pins $\mathrm{D}[10: 6]+\mathrm{D}[5: 0] . . \mathrm{D}[5: 0]=1 . \quad$ Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C, $\mathrm{Z}=$ = DIR bit. |
| . | Pins | DIRC \{\#\}D | \{WCZ \} | DIR bits of pins D[10:6]+D[5:0]..D[5:0] = C. Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit. |
| . | Pins | DIRNC \{\#\}D | \{WCZ \} | DIR bits of pins D[10:6]+D[5:0]..D[5:0] = ! C. Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit. |
| . | Pins | DIRZ \{\#\}D | \{WCZ \} | DIR bits of pins D[10:6]+D[5:0]..D[5:0] = Z. Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C, Z = DIR bit. |
| . | Pins | DIRNZ \{\#\}D | \{WCZ \} | DIR bits of pins D[10:6]+D[5:0]..D[5:0] = ! Z. Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit. |
| . | Pins | DIRRND \{\#\}D | \{WCZ \} | DIR bits of pins D[10:6]+D[5:0]..D[5:0] = RNDs. Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C, Z = DIR bit. |
| . | Pins | DIRNOT \{\#\}D | \{WCZ \} | Toggle DIR bits of pins D[10:6]+D[5:0]..D[5:0]. Wraps within DIRA/DIRB. Prior SETQ overrides D[10:6]. C,Z = DIR bit. |
| . | Pins | OUTL \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] $=0 . \quad$ Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | OUTH \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | OUTC \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]. $\mathrm{D}[5: 0]=C . \quad$ Wraps within OUTA/OUTB. Prior SETQ overrides $\mathrm{D}[10: 6]$. $\mathrm{C}, \mathrm{Z}=$ OUT bit. |
| . | Pins | OUTNC \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !C. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | OUTZ \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = Z. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | OUTNZ \{\#\}D | \{WCZ \} | OUT bits of pins $\mathrm{D}[10: 6]+\mathrm{D}[5: 0] . \mathrm{D}[5: 0]=!Z . \quad$ Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C, Z = OUT bit. |
| . | Pins | OUTRND \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = RNDs. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | OUTNOT \{\#\}D | \{WCZ \} | Toggle OUT bits of pins D[10:6]+D[5:0]..D[5:0]. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | FLTL \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] $=0$. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides $\mathrm{D}[10: 6] . \mathrm{C}, \mathrm{Z}=$ OUT bit. |
| . | Pins | FLTH \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = 1. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | FLTC \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = C. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides $\mathrm{D}[10: 6] . \mathrm{C}, \mathrm{Z}=$ OUT bit. |
| . | Pins | FLTNC \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = !C. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | FLTZ \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = Z. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C, $Z=$ OUT bit. |
| . | Pins | FLTNZ \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = ! Z. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides $\mathrm{D}[10: 6] . \mathrm{C}, \mathrm{Z}=$ OUT bit. |
|  | Pins | FLTRND \{\#\}D | \{WCZ \} | OUT bits of pins D[10:6]+D[5:0]..D[5:0] = RNDs. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |
| . | Pins | FLTNOT \{\#\}D | \{WCZ \} | Toggle OUT bits of pins D[10:6]+D[5:0]..D[5:0]. DIR bits $=0$. Wraps within OUTA/OUTB. Prior SETQ overrides D[10:6]. C,Z = OUT bit. |



| alias | Instruction Prefix | IF_AE | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$, or if 'above or equal' after a comparison/subtraction. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| alias | Instruction Prefix | IF_0X | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$. |
|  | Instruction Prefix | IF_C_AND_NZ | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ and $\mathrm{Z}=0$. |
| alias | Instruction Prefix | IF_NZ_AND_C | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ and $\mathrm{Z}=0$. |
| alias | Instruction Prefix | IF_10 | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ and $\mathrm{Z}=0$. |
| . | Instruction Prefix | IF_NZ | <inst> | <ops> | Execute <inst> if $Z=0$. |
| alias | Instruction Prefix | IF_NE | <inst> | <ops> | Execute <inst> if $Z=0$, or if 'not equal' after a comparison/subtraction. |
| alias | Instruction Prefix | IF_X0 | <inst> | <ops> | Execute <inst> if $Z=0$. |
| . | Instruction Prefix | IF_C_NE_Z | <inst> | <ops> | Execute <inst> if C ! $=$ Z. |
| alias | Instruction Prefix | IF_Z_NE_C | <inst> | <ops> | Execute <inst> if C ! $=$ Z. |
| alias | Instruction Prefix | IF_DIFF | <inst> | <ops> | Execute <inst> if C != Z . |
| . | Instruction Prefix | IF_NC_OR_NZ | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$ or $\mathrm{Z}=0$. |
| alias | Instruction Prefix | IF_NZ_OR_NC | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$ or $\mathrm{Z}=0$. |
| alias | Instruction Prefix | IF_NOT_11 | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$ or $\mathrm{Z}=0$. |
| . | Instruction Prefix | IF_C_AND_Z | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ and $\mathrm{Z}=1$. |
| alias | Instruction Prefix | IF_Z_AND_C | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ and $\mathrm{Z}=1$. |
| alias | Instruction Prefix | IF_11 | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ and $\mathrm{Z}=1$. |
|  | Instruction Prefix | IF_C_EQ_Z | <inst> | <ops> | Execute <inst> if $\mathrm{C}=\mathrm{Z}$. |
| alias | Instruction Prefix | IF_Z_EQ_C | <inst> | <ops> | Execute <inst> if $\mathrm{C}=\mathrm{Z}$. |
| alias | Instruction Prefix | IF_SAME | <inst> | <ops> | Execute <inst> if $\mathrm{C}=\mathrm{Z}$. |
| . | Instruction Prefix | IF_Z | <inst> | <ops> | Execute <inst> if $Z=1$. |
| alias | Instruction Prefix | IF_E | <inst> | <ops> | Execute <inst> if $Z=1$, or if 'equal' after a comparison/subtraction. |
| alias | Instruction Prefix | IF_X1 | <inst> | <ops> | Execute <inst> if $Z=1$. |
| . | Instruction Prefix | IF_NC_OR_Z | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$ or $\mathrm{Z}=1$. |
| alias | Instruction Prefix | IF_Z_OR_NC | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$ or $\mathrm{Z}=1$. |
| alias | Instruction Prefix | IF_NOT_10 | <inst> | <ops> | Execute <inst> if $\mathrm{C}=0$ or $\mathrm{Z}=1$. |
|  | Instruction Prefix | IF_C | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$. |
| alias | Instruction Prefix | IF_B | <inst> | <ops> | Execute <inst> if C = 1, or if 'below' after a comparison/subtraction. |
| alias | Instruction Prefix | IF_1X | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$. |
| . | Instruction Prefix | IF_C_OR_NZ | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ or $\mathrm{Z}=0$. |
| alias | Instruction Prefix | IF_NZ_OR_C | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ or $\mathrm{Z}=0$. |
| alias | Instruction Prefix | IF_NOT_01 | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ or $\mathrm{Z}=0$. |
| . | Instruction Prefix | IF_C_OR_Z | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ or $\mathrm{Z}=1$. |
| alias | Instruction Prefix | IF_Z_OR_C | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ or $\mathrm{Z}=1$. |
| alias | Instruction Prefix | IF_BE | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ or $\mathrm{Z}=1$, or if 'below or equal' after a comparison/subtraction. |
| alias | Instruction Prefix | IF_NOT_00 | <inst> | <ops> | Execute <inst> if $\mathrm{C}=1$ or $\mathrm{Z}=1$. |
| . | Instruction Prefix |  | <inst> | <ops> | Execute <inst> always. This is the default when no instruction prefix is expressed. |

