Search:

Type: Posts; User: jac_goudsmit

Page 1 of 9 1 2 3 4

Search: Search took 0.01 seconds.

  1. Replies
    5
    Views
    180

    Re: HDMI-Output-Board for BeMicro CV

    I wonder, when your differentially routed the traces, did you measure the trace lengths on the BeMicro PCB and take them into account?

    I'm not a high speed PCB design expert or HDMI expert, but...
  2. Replies
    12
    Views
    756

    Re: Code Protect

    Not that I want to hijack this thread, but the GPL has prevailed in court. The most well-known example of an aggressive fighter for the GPL is probably Busybox, whose makers have won (or gotten...
  3. Re: Port B and Counters, Video Generators and FSRW

    Did you try writing some simpler programs, e.g. to blink all outputs on port A and B at the same time, or to make all port B outputs reflect one input pin on port A? That way you can verify that your...
  4. Re: Port B and Counters, Video Generators and FSRW

    There are some problems with your changes that I'll discuss later, but the counters look pretty solid.

    If you change the mode from %00100 to %00101 and add statements to set dira[0] to 1, do you...
  5. Replies
    9
    Views
    259

    Parallax Cyclone V Development Board

    I would say this is the biggest news of today, period.

    In case you didn't notice, Parallax announced their own FPGA development board today, with an Altera Cyclone V A7 (5CEBA7F23C8N; 149K LE) and...
  6. Re: Port B and Counters, Video Generators and FSRW

    Great stuff, 6581!

    I see you cloned my Github repo, so it should be easy to pull your changes back in, once I figure out how to do that :-)

    I'm reviewing your changes now, the only minor...
  7. Re: BeMicro Max10 initial tests: 3 cogs wil fit.

    I think smart compilation is turned on (at least for the BeMicroCV revision in my project). When you click the build button and nothing has changed to the source code, it won't actually build. But...
  8. Re: BeMicro Max10 initial tests: 3 cogs wil fit.

    I added the numbers in the last row. It's not a fair comparison because the LE's in each device work slightly different, and the P1V project could probably use some optimization. I think I actually...
  9. Replies
    14
    Views
    486

    Re: BeMicro CV A9 - 301.000K LE

    I agree, but I think that's unlikely to happen: The A9 FPGA contains an ARM core, and Altera probably has to pay license fees to ARM to integrate the compiler in their Quartus tool so they can't...
  10. BeMicro Max10 initial tests: 3 cogs wil fit.

    6581 posted a message about the BeMicro A9 which is probably out of range for most of us.

    The BeMicro Max10 is going to be $30 (it's not available yet), so it's going to be in range of more...
  11. Replies
    14
    Views
    486

    Re: BeMicro CV A9 - 301.000K LE

    Also, keep in mind that the free version of Quartus doesn't support the A9, you have to get the paid version.

    I think for most of us the A9 is out of our league...

    ===Jac
  12. Re: Expanding the P1V's instruction set (A Poor mans P2)

    I don't think the if_never instructions are a good place to put new instructions. I only have one major project with a Propeller and it uses a MUX instruction to change the conditional bits between...
  13. Re: BeMicroCV EEPROM Modification, Peripheral Pin Selection

    I think it should be possible to make future alternate bootloaders possible by checking P28/P29 for the usual 100k pullup resistors. If they're there, the boot loader can start from EEPROM, otherwise...
  14. Re: BeMicroCV EEPROM Modification, Peripheral Pin Selection

    This is a great idea, and I was thinking of doing the same. However I don't have an SMD version of a 24LC512 so I haven't gotten to it yet. Maybe I'll dead-bug a PDIP EEPROM on the top side (TP7 and...
  15. Re: Idea: Propeddle with the P1V and a 6502 Softcore

    I apologize if my remark was interpreted that way; I didn't intend to be rude.

    Using the on-board SD card reader on the BeMicro CV and other boards would be extremely useful and would be something...
  16. Re: Idea: Propeddle with the P1V and a 6502 Softcore

    I fail to see how the previous 3 posts fit in this thread...

    ===Jac
  17. Re: Idea: Propeddle with the P1V and a 6502 Softcore

    Of course I've thought about this but let's think about this for a minute.

    First of all, with the P1V code, the Cyclone 5 that's on the BeMicro CV is almost full. Adding a soft-core 6502 to the...
  18. Poll: Re: Suggestion: Putting P1V Code on GitHub / Shared Code Repo.

    I don't know what you mean with "split repositories under a tag".

    One of the most important benefits of Github is that efforts of multiple people can be combined: If many developers all post zip...
  19. Replies
    8
    Views
    635

    Re: Getting organized, part 3: TO DO list on Github

    I updated the top post to the latest status. Is there any way we can make this a Sticky?

    ===Jac
  20. Replies
    19
    Views
    796

    Re: Understanding timing analysis

    I haven't been able to work on the code since last week (work got a little busy) but I'm putting the timing analysis and the idea of shared video on the to-do list. (Sorry for bumping the thread).
    ...
  21. Re: New P1V capabilities added - a COGRAM stack

    Added to the Github TODO list!

    ===Jac
  22. Re: NEW! Fast indirect access to COG RAM with LOAD/STORE instructions

    This is a great feature! I'll add it to my TO DO list of things to add to Github.

    ===Jac
  23. Replies
    16
    Views
    983

    Re: Added COGS define.

    You should set up separate stacks for each cog, instead of one stack for all cogs.

    Also, I seem to remember that there's a problem with just putting "repeat" in the code without a body (I think...
  24. Replies
    16
    Views
    1,049

    Re: Replacing AHDL with VHDL

    Ah, sorry. I tried to find you on Github and didn't see you, so I went ahead and checked the Verilog conversion into my Altera branch, crediting you and Magnus. That was before I saw the PLL fix,...
  25. Replies
    16
    Views
    1,049

    Re: Replacing AHDL with VHDL

    Seairth, are you on Github? If not, do you mind if I check in your changes (giving you full credit of course)?

    By the way, I think in tim.v, reg[7:0] cfgx should be reg[6:0] cfgx (it gets copied...
Results 1 to 25 of 218
Page 1 of 9 1 2 3 4