

Some info merged from:

Propeller2DetailedPreliminaryFeatureList-v2.pdf

Some info merged from:

From diverse thread's

Pictue

sbl6kU15T7eSUPTkjOzXTcA.png

'Hex to Bin table:

```

-----
'' 0 0000    '' 1 0001    '' 2 0010    '' 3 0011
'' 4 0100    '' 5 0101    '' 6 0110    '' 7 0111
'' 8 1000    '' 9 1001    '' A 1010    '' B 1011
'' C 1100    '' D 1101    '' E 1110    '' F 1111
-----

```

%-binary value

\$_-hex value

#-Constant value "n(0-511)"

#-Immediate value "#n(0-511)"

#literal "#N(0-63)"

register "D(0-511)"

register "S(0-511)"

' Assembly Directives in PNut.exe

```

CON                'Constants section
DAT                'Start of DAT code section
    ORG            Address    'Adjust compile-time COG address pointer.
    FIT            Address
(xxx) RES          (count)    Reserve next long(s) for symbol.

```

'SPECIAL REGISTRERS

'-----

"Nutson - Sapieha. I remember Chip saying there were more than 40 registers now.

' We will get a full description in due time.

'Just read the preliminary feature list and made this list for my own reference:

' I added some more.

'There are 10 memory mapped registers that allow control over I/O pins and indirection:

```

INDA/INDB          0x1F6 - 0x1F7    'Indirect registers access to COG memory
PINA/PINB/PINC/PIND 0x1F8 - 0x1FB    'Read / write I/O ports
DIRA/DIRB/DIRC/DIRD 0x1FC - 0x1FF    'Enables or disables the output functionality of PORTA.
                                     'Input reading is never disabled.

```

'All other registers can be accessed only with specialised instructions

PTRA/PTRB 'Pointer for hub access
 SPA/SPB 'CLUT (stack) pointer
 CNT 'System time counter
 CTRA/CTRB (FRQ,PHS,SIN,COS) 'Each have FRQ, PHS, SIN and COS register
 MULLL/MULLH 'etc, registers to acces the multiply, divide, SQRT and CORDIC ooperations
 DAC0/DAC1/DAC2/DAC3 'configuration and data for the DAC's
 LFSR 'Random number generator
 MACA/MACB 'Accu for 64 bit MAC operation
 (ACCA 64-bit) 'Multiply Accumulator A.
 (ACCB 64-bit) 'Multiply Accumulator B.

 CCCC 'Condition bit pattern (not available for instructions using indirect addressing)
 AA INDA/INDB 'destination encoding for all instructions that support indirect addressing
 BB INDA/INDB 'source encoding for all instructions that support indirect addressing

CCCC inda/indb - CCCC=1111 after first stage of pipeline if inda/indb used (indx=inda/indb)

 xxAA
 xx00 source indx
 xx01 source indx++
 xx10 source indx--
 xx11 source ++indx

 BBxx
 00xx destination indx
 01xx destination indx++
 10xx destination indx--
 11xx destination ++indx

Instruction	Encoding
D(estination),S(ource)	D(estination),S(ource)
MNEMONIC D,S	----- --- 0 1111 DDDDDDDDD SSSSSSSSS
MNEMONIC D,#n	----- --- 1 1111 DDDDDDDDD nnnnnnnnn
[COND] MNEMONIC D,S [WZ] [WC] [NR]	----- ZCR 1 CCCC DDDDDDDDD SSSSSSSSS
MNEMONIC INDA,S [WZ] [WC] [NR]	----- ZCR 0 AA00 111110110 SSSSSSSSS

```

Mnemonic  INDA,#n [WZ] [WC] [NR] | ----- ZCR 0 AA00 111110110 nnnnnnnnn
Mnemonic  D,INDA [WZ] [WC] [NR] | ----- ZCR 0 00AA DDDDDDDDD 111110110
Mnemonic  INDA,INDB [WZ] [WC] [NR] | ----- ZCR 0 AABB 111110110 111110111
-----

```

Example

```

RDBYTE  D,S          000000 0 01 0 1111 DDDDDDDDD SSSSSSSSS
RDBYTE  D,PTR       000000 0 01 1 CCCC DDDDDDDDD SUPNNNNNN
[COND]  RDBYTE  D,S [WZ] 000000 Z 01 0 CCCC DDDDDDDDD SSSSSSSSS
[COND]  RDBYTE  D,PTR [WZ] 000000 Z 01 1 CCCC DDDDDDDDD nnnnnnnnn
RDBYTE  INDA,S [WZ]  000000 Z 01 0 AA00 111110110 SSSSSSSSS
RDBYTE  INDA,PTR [WZ] 000000 Z 01 1 AA00 111110110 SUPNNNNNN
RDBYTE  D,INDA [WZ]  000000 Z 01 0 00AA DDDDDDDDD 111110110
RDBYTE  INDA,INDB [WZ] 000000 Z 01 0 AABB 111110110 111110111
-----

```

I SSSSSSSSS source operand

0 SSSSSSSSS register

1 #SSSSSSSSS immediate, zero-extended

Z 'Zero effect

C 'Carry effect

R 'Register effect

I 'Immediate effect

ZCR effects

```

000  nz, nc, nr
001  nz, nc, wr
010  nz, wc, nr
011  nz, wc, wr
100  wz, nc, nr
101  wz, nc, wr
110  wz, wc, nr
111  wz, wc, wr
-----

```

Effect | Result

```

WZ | [[(default)] meaning of zero flag set to 1]
WC | [[(default)] meaning of carry flag set to 1]
-----

```


hidden, **in** which case they are still useful as data conduit **and** as a **read** cache. **If** mapped, the **QUADs** overlay **four** contiguous **COG** registers. These overlaid registers can be **read and** written as any other registers, as well as executed. Any **write** via **D** to the **QUAD** registers, when mapped, will affect the underlying **COG** registers, as well. A **RDQUAD/RDQUADC** will affect the **QUAD** registers, but **not** the underlying **COG** registers.

The cached reads **RDBYTEC/RDWORDC/RDLONGC/RDQUADC** will do a **RDQUAD** **if** the current **read** address is outside of the **4-long** window of the prior **RDQUAD**. Otherwise, they will immediately return cached data. The **CACHEX** instruction invalidates the cache, forcing a fresh **RDQUAD** next time a cached **read** executes.

Hub memory instructions must **wait for** their **COG's HUB cycle, which comes once every 8 clocks. The** timing relationship between a **COG's instruction stream and its HUB cycle is generally indeterminant,** causing these instructions to take varying numbers of clocks. Timing can be made determinant, though, by intentionally spacing these instructions apart so that after the first **in** a series executes, the subsequent **HUB memory** instructions fall on **HUB** cycles, making them take the minimal numbers of clocks. The trick is to **write** useful **code** to go **in** between them.

WRBYTE/WRWORD/WRLONG/WRQUAD/RDQUAD	complete on the HUB cycle, making them take 1..8 clocks.
RDBYTE/RDWORD/RDLONG	complete on the 2nd clock after the HUB cycle, making them take 3..10 clocks.
RDBYTEC/RDWORDC/RDLONGC	take only 1 clock if data is cached, otherwise 3..10 clocks.
RDQUADC	takes only 1 clock if data is cached, otherwise 1..8 clocks.

Floating **QUAD** **'window does not copy its contents to the underlying registers.**

After a **RDQUAD**, mapped **QUAD** registers are accessible via **D and S** after three clocks:

```

----
RDQUAD  hubaddress      'read a quad into the QUAD registers mapped at quad0..quad3

NOP      'do something for at least 3 clocks to allow QUADs to update
NOP
NOP

CMP      quad0,quad1    'mapped QUADs are now accessible via D and S
----

```

After a **RDQUAD**, mapped **QUAD** registers are executable after three clocks **and** one instruction:

```

----
    SETQUAD #quad0          'map QUADs to quad0..quad3
                          Floating QUAD window does not copy its contents to the underlying registers.

    RDQUAD  hubaddress     'read a quad into the QUAD registers mapped at quad0..quad3

    NOP
    NOP
    NOP

    NOP                    'do at least 1 instruction to get QUADs into pipeline

quad0  NOP                'QUAD0..QUAD3 are now executable
quad1  NOP
quad2  NOP
quad3  NOP
----

```

After a **SETQUAD**, mapped **QUAD** registers are writable immediately, but original contents are readable via **D** and **S** after **2** instructions:

```

    SETQUAD #quad0          'map QUADs to quad0..quad3 (new address)

    NOP                    'do at least two instructions to queue up QUADs
    NOP

    CMP      quad0,quad1    'mapped QUADs are now accessible via D and S

```

On **COG** startup, the **QUAD** registers are cleared to **0's**.

instructions							clocks	
000000	000	0	CCCC	DDDDDDDDDD	SSSSSSSSSS	WRBYTE D,S	write lower byte in D at S	1..8
000000	000	1	CCCC	DDDDDDDDDD	SUPNNNNNNN	WRBYTE D,PTR	write lower byte in D at PTR	1..8
000000	Z01	0	CCCC	DDDDDDDDDD	SSSSSSSSSS	RDBYTE D,S	read byte at S into D	3..10
000000	Z01	1	CCCC	DDDDDDDDDD	SUPNNNNNNN	RDBYTE D,PTR	read byte at PTR into D	3..10


```

000000 Z11 0 CCCC DDDDDDDDD SSSSSSSSS RDBYTEC D,S read cached byte at S into D 1, 3..10
000000 Z11 1 CCCC DDDDDDDDD SUPNNNNNN RDBYTEC D,PTR read cached byte at PTR into D 1, 3..10

000001 000 0 CCCC DDDDDDDDD SSSSSSSSS WRWORD D,S write lower word in D at S 1..8
000001 000 1 CCCC DDDDDDDDD SUPNNNNNN WRWORD D,PTR write lower word in D at PTR 1..8
000001 Z01 0 CCCC DDDDDDDDD SSSSSSSSS RDWORD D,S read word at S into D 3..10
000001 Z01 1 CCCC DDDDDDDDD SUPNNNNNN RDWORD D,PTR read word at PTR into D 3..10
000001 Z11 0 CCCC DDDDDDDDD SSSSSSSSS RDWORDC D,S read cached word at S into D 1, 3..10
000001 Z11 1 CCCC DDDDDDDDD SUPNNNNNN RDWORDC D,PTR read cached word at PTR into D 1, 3..10

000010 000 0 CCCC DDDDDDDDD SSSSSSSSS WRLONG D,S write D at S 1..8
000010 000 1 CCCC DDDDDDDDD SUPNNNNNN WRLONG D,PTR write D at PTR 1..8
000010 Z01 0 CCCC DDDDDDDDD SSSSSSSSS RDLONG D,S read long at S into D 3..10
000010 Z01 1 CCCC DDDDDDDDD SUPNNNNNN RDLONG D,PTR read long at PTR into D 3..10
000010 Z11 0 CCCC DDDDDDDDD SSSSSSSSS RDLONGC D,S read cached long at S into D 1, 3..10
000010 Z11 1 CCCC DDDDDDDDD SUPNNNNNN RDLONGC D,PTR read cached long at PTR into D 1, 3..10

000011 000 1 CCCC DDDDDDDDD 010110000 WRQUAD D write QUADs at D 1..8 (waits for hub)
000011 001 1 CCCC SUPNNNNNN 010110000 WRQUAD PTR write QUADs at PTR 1..8 (waits for hub)
000011 000 1 CCCC DDDDDDDDD 010110001 RDQUAD D read quad at D into QUADs 1..8 (waits for hub)
000011 001 1 CCCC SUPNNNNNN 010110001 RDQUAD PTR read quad at PTR into QUADs 1..8 (waits for hub)
000011 010 1 CCCC DDDDDDDDD 010110001 RDQUADC D read cached quad at D into QUADs 1, 1..8 (waits for hub if cache
miss)
000011 011 1 CCCC SUPNNNNNN 010110001 RDQUADC PTR read cached quad at PTR into QUADs 1, 1..8 (waits for hub if cache
miss)

```

Conditionally read into QUADs from hub memory at D
The "I" bit should set to 1 in WRQUAD .. RDQUADC .

PTR EXPRESSIONS:

```

INDEX  -32 .. +31   Simple offset
INDEX   0 ..  31   ++ Auto-increments range
INDEX   0 ..  32   -- Auto-decrement range
SCALE   1          BYTE      'sets automatically by instruction
SCALE   2          WORD      'sets automatically by instruction
SCALE   4          LONG      'sets automatically by instruction
SCALE  16          QUAD      'sets automatically by instruction

```

INDEX = -32..+31 for simple offsets, 0..31 for ++'s, or 0..32 for --'s
SCALE = 1 for byte, 2 for word, 4 for long, or 16 for quad

S = 0 for PTR_A, 1 for PTR_B

U = 0 to keep PTR_x same, 1 to update PTR_x

P = 0 to use PTR_x + INDEX*SCALE, 1 to use PTR_x ((post-modify) increment/decrement PTR_x after using it)

NNNNNN = INDEX

nnnnnn = -INDEX

PTR_x ++/-- ((post-modify) increment/decrement PTR_x after using it)

++/-- PTR_x ((pre-modify) increment/decrement PTR_x before using it)

SUP NNNNNN PTR expression

```
-----
000 000000  PTRA          'use PTRA
100 000000  PTRB          'use PTRB
011 000001  PTRA++        'use PTRA,          PTRA += SCALE
111 000001  PTRB++        'use PTRB,          PTRB += SCALE
011 111111  PTRA--        'use PTRA,          PTRA -= SCALE
111 111111  PTRB--        'use PTRB,          PTRB -= SCALE
010 000001  ++PTRA      'use PTRA + SCALE,  PTRA += SCALE
110 000001  ++PTRB      'use PTRB + SCALE,  PTRB += SCALE
010 111111  --PTRA      'use PTRA - SCALE,  PTRA -= SCALE
110 111111  --PTRB      'use PTRB - SCALE,  PTRB -= SCALE

000 NNNNNN  PTRA[INDEX]  'use PTRA + INDEX*SCALE
100 NNNNNN  PTRB[INDEX]  'use PTRB + INDEX*SCALE
011 NNNNNN  PTRA++[INDEX] 'use PTRA,          PTRA += INDEX*SCALE
111 NNNNNN  PTRB++[INDEX] 'use PTRB,          PTRB += INDEX*SCALE
011 nnnnnn  PTRA--[INDEX] 'use PTRA,          PTRA -= INDEX*SCALE
111 nnnnnn  PTRB--[INDEX] 'use PTRB,          PTRB -= INDEX*SCALE
010 NNNNNN  ++PTRA[INDEX] 'use PTRA + INDEX*SCALE, PTRA += INDEX*SCALE
110 NNNNNN  ++PTRB[INDEX] 'use PTRB + INDEX*SCALE, PTRB += INDEX*SCALE
010 nnnnnn  --PTRA[INDEX] 'use PTRA - INDEX*SCALE, PTRA -= INDEX*SCALE
110 nnnnnn  --PTRB[INDEX] 'use PTRB - INDEX*SCALE, PTRB -= INDEX*SCALE
```

Examples:

```

000000 Z01 1 CCCC DDDDDDDDD 000000000 RDBYTE D,PTRA 'read byte at PTRA into D
000001 000 1 CCCC DDDDDDDDD 111000001 WRWORD D,PTRB++ 'write lower word in D at PTRB, PTRB += 2
000010 Z01 1 CCCC DDDDDDDDD 011111111 RDLONG D,PTRA-- 'read long at PTRA into D, PTRA -= 4
000011 001 1 CCCC 110000001 010110001 RDQUAD ++PTRB 'read quad at PTRB+16 into QUADS, PTRB += 16
000000 000 1 CCCC DDDDDDDDD 010111111 WRBYTE D,--PTRA 'write lower byte in D at PTRA-1, PTRA -= 1

000001 000 1 CCCC DDDDDDDDD 100000111 WRWORD D,PTRB[7] 'write lower word in D to PTRB+7*2
000010 Z11 1 CCCC DDDDDDDDD 011001111 RDLONGC D,PTRA++[15] 'read cached long at PTRA into D, PTRA += 15*4
000011 001 1 CCCC 111111101 010110000 WRQUAD PTRB--[3] 'write QUADS at PTRB, PTRB -= 3*16
000000 000 1 CCCC DDDDDDDDD 010000110 WRBYTE D,++PTRA[6] 'write lower byte in D to PTRA+6*1, PTRA += 6*1
000001 Z01 1 CCCC DDDDDDDDD 110110110 RDWORD D,--PTRB[10] 'read word at PTRB-10*2 into D, PTRB -= 10*2

```

Bytes, Words, Longs, and Quads 'are addressed as follows:

```

for WRBYTE/RDBYTE/RDBYTEC, address = %XXXXXXXXXXXXXXXXXXXX (bits 16..0 are used)
for WRWORD/RDWORD/RDWORDC, address = %XXXXXXXXXXXXXXXXXXXX- (bits 16..1 are used)
for WRLONG/RDLONG/RDLONGC, address = %XXXXXXXXXXXXXXXXXXXX-- (bits 16..2 are used)
for WRQUAD/RDQUAD/RDQUADC, address = %XXXXXXXXXXXXXXXXXXXX---- (bits 16..4 are used)

```

address	byte	word	long	quad
00000-	50	*7250	*706F7250	*0C7CCC03_0C7C2000_20302E32_706F7250
00001-	72	7250	706F7250	0C7CCC03_0C7C2000_20302E32_706F7250
00002-	6F	*706F	706F7250	0C7CCC03_0C7C2000_20302E32_706F7250
00003-	70	706F	706F7250	0C7CCC03_0C7C2000_20302E32_706F7250
00004-	32	*2E32	*20302E32	0C7CCC03_0C7C2000_20302E32_706F7250
00005-	2E	2E32	20302E32	0C7CCC03_0C7C2000_20302E32_706F7250
00006-	30	*2030	20302E32	0C7CCC03_0C7C2000_20302E32_706F7250
00007-	20	2030	20302E32	0C7CCC03_0C7C2000_20302E32_706F7250
00008-	00	*2000	*0C7C2000	0C7CCC03_0C7C2000_20302E32_706F7250
00009-	20	2000	0C7C2000	0C7CCC03_0C7C2000_20302E32_706F7250
0000A-	7C	*0C7C	0C7C2000	0C7CCC03_0C7C2000_20302E32_706F7250
0000B-	0C	0C7C	0C7C2000	0C7CCC03_0C7C2000_20302E32_706F7250
0000C-	03	*CC03	*0C7CCC03	0C7CCC03_0C7C2000_20302E32_706F7250
0000D-	CC	CC03	0C7CCC03	0C7CCC03_0C7C2000_20302E32_706F7250
0000E-	7C	*0C7C	0C7CCC03	0C7CCC03_0C7C2000_20302E32_706F7250
0000F-	0C	0C7C	0C7CCC03	0C7CCC03_0C7C2000_20302E32_706F7250

```

00010- 45 *FE45 *0DC1FE45 *0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00011- FE FE45 0DC1FE45 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00012- C1 *0DC1 0DC1FE45 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00013- 0D 0DC1 0DC1FE45 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00014- E3 *B6E3 *0CFCB6E3 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00015- B6 B6E3 0CFCB6E3 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00016- FC *0CFC 0CFCB6E3 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00017- 0C 0CFC 0CFCB6E3 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00018- 01 *C601 *0C7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
00019- C6 C601 0C7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
0001A- 7C *0C7C 0C7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
0001B- 0C 0C7C 0C7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
0001C- 01 *C601 *0D7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
0001D- C6 C601 0D7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
0001E- 7C *0D7C 0D7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45
0001F- 0D 0D7C 0D7CC601 0D7CC601_0C7CC601_0CFCB6E3_0DC1FE45

```

* new word/long/quad

PTRA/PTRB INSTRUCTIONS

Each **COG** has two **17-bit** pointers, **PTRA** and **PTRB**, which can be **read**, written, modified, and used to access **HUB** memory.

At **COG** startup, the **PTRA** and **PTRB** registers are initialized as follows:

```

PTRA = %X_XXXXXXXX_XXXXXXXX, data from launching COG, usually a pointer
PTRB = %X_XXXXXXXX_XXXXXX00, long address in HUB where COG code was loaded from

```

```

when COG starts, PTRA = PAR
PTRB = address of COG image

```

instructions

clocks

```

000011 ZCR 1 CCCC DDDDDDDDD 000010010 GETPTRA D get PTRA into D, C = PTRA[16] 1

```

```

000011 ZCR 1 CCCC DDDDDDDDD 000010011   GETPTRB D       get PTRB into D, C = PTRB[16]   1
000011 000 1 CCCC DDDDDDDDD 010110010   SETPTRA D       set PTRA to D                   1
000011 001 1 CCCC nnnnnnnnn 010110010   SETPTRA #n      set PTRA to 0..511             1
000011 000 1 CCCC DDDDDDDDD 010110011   SETPTRB D       set PTRB to D                   1
000011 001 1 CCCC nnnnnnnnn 010110011   SETPTRB #n      set PTRB to 0..511             1

000011 000 1 CCCC DDDDDDDDD 010110100   ADDPTRA D       add D into PTRA                 1
000011 001 1 CCCC nnnnnnnnn 010110100   ADDPTRA #n      add 0..511 into PTRA           1
000011 000 1 CCCC DDDDDDDDD 010110101   ADDPTRB D       add D into PTRB                 1
000011 001 1 CCCC nnnnnnnnn 010110101   ADDPTRB #n      add 0..511 into PTRB           1

000011 000 1 CCCC DDDDDDDDD 010110110   SUBPTRA D       subtract D from PTRA            1
000011 001 1 CCCC nnnnnnnnn 010110110   SUBPTRA #n      subtract 0..511 from PTRA       1
000011 000 1 CCCC DDDDDDDDD 010110111   SUBPTRB D       subtract D from PTRB            1
000011 001 1 CCCC nnnnnnnnn 010110111   SUBPTRB #n      subtract 0..511 from PTRB       1

```

QUAD-RELATED INSTRUCTIONS

Each **COG** has **four QUAD** registers which form a **128-bit** conduit between the **HUB memory** and the **COG** . This conduit can transfer **four longs** every **8** clocks via the **WRQUAD/RDQUAD** instructions. It can also be used as a **4-long/8-word/16-byte read** cache, utilized by **RDBYTEC/RDWORDC/RDLONGC/RDQUADC** .

Initially hidden, these **QUAD** registers are mappable **into COG** register space by using the **SETQUAD** instruction to set an address where the base register is to appear, with the other three registers following. To hide the **QUAD** registers, use **SETQUAD** to set an address which is \$1F8, or higher. **SETQUAZ** works just like **SETQUAD**, but also clears the **four QUAD** registers.

instructions											clocks	
000011	000	1	CCCC	000000000	000001000	CACHEX		invalidate cache				1
000011	Z01	1	CCCC	DDDDDDDDD	000010001	GETTOPS D		get top bytes of QUADs into D	(GETTOPS wc,nr = POLVID wc)			1
000011	000	1	CCCC	DDDDDDDDD	011100010	SETQUAD D		set QUAD base address to D				1
000011	001	1	CCCC	nnnnnnnnn	011100010	SETQUAD #n		set QUAD base address to 0..511				1

```

000011 010 1 CCCC DDDDDDDDDD 011100010   SETQUAZ D   set QUAD base address to D and clears the QUAD registers.   1
000011 011 1 CCCC nnnnnnnnnn 011100010   SETQUAZ #n  set QUAD base address to 0..511 and clears the QUAD registers. 1
-----

```

You can start the QUAD's at any register now and clear them at the same time, if you want.

HUB 'CONTROL INSTRUCTIONS

These instructions are used to control HUB circuits and cogs.

HUB instructions must wait for their COG's HUB cycle, which comes once every 8 clocks. In cases where there is no result to wait for (ZCR = %000), these instructions complete on the HUB cycle, making them take 1..8 clocks, depending on where the HUB cycle is in relation to the instruction. In cases where a result is anticipated (ZCR <> %000), these instructions complete on the 1st clock after the HUB cycle, making them take 2..9 clocks.

COGINIT D,S

COGINIT is used to start cogs. Any COG can be (re)started, whether it is idle or running. A COG can even execute a COGINIT to restart itself with a new program.

COGINIT uses D to specify a long address in HUB memory that is the start of the program that is to be loaded into a COG, while S is a 17-bit parameter (usually an address) that will be conveyed to PTRB of the started COG. PTRB of the started COG will be set to the start address of its program that was loaded from HUB memory.

SETCOG must be executed before COGINIT to set the number of the COG to be started (0..7). If SETCOG sets a value with bit 3 set (%1xxx), this will cause the next idle COG to be started when COGINIT is executed, with the number of the COG started being returned in D, and the C flag returning 0 if okay, or 1 if no idle COG was available. Upon COG startup, SETCOG is initialized to %0000.

When a COG is started, \$1F8 contiguous longs are read from HUB memory and written to COG registers \$000..\$1F7. The COG will then begin execution at \$000. This process takes 1,016 clocks.

Example:

```

COGID  COGNUM      'what COG am I?
SETCOG COGNUM      'set my COG number
COGINIT COGPGM,COGPTR 'restart me with the ROM Monitor

```

```

COGPGM LONG    $0070C      'address of the ROM Monitor
COGPTR LONG    90<<9 + 91  'tx = P90, rx = P91

```

```

COGNUM RES    1

```

'If you want to inspect hub memory after your program has run,
' just put the following code at the end of your program:

Code:

```

coginit monitor_pgm,monitor_ptr 'relaunch cog0 with monitor

```

```

monitor_pgm long    $70C      'monitor program address
monitor_ptr long    90<<9 + 91 'monitor parameter (conveys tx/rx pins)

```

'This will launch the ROM Monitor and let you view what your program did to hub memory.
' The monitor only affects the hub memory when you give it a command to do so. So, when
' the monitor starts up, hub memory is just as your program left it, ready to be inspected.

CLKSET **D**

CLKSET writes the lower **9 bits** of **D** to the **HUB** clock register:

%R_MMMM_XX_SS

R = 1 for hardware reset, **0** for continued **operation**

MMMM = PLL multiplying factor for **XI** pin input:

 % **0000** for **PLL** disabled

 % **0001..% 1111** for **2..16** multiply (XX must be set for **XI** input or **XI/XO** crystal oscillator)

MMMM = PLL mode:

```

% 0000 for disabled, else XX must be set for XI input or XI/XO crystal oscillator
% 0001 for multiply XI by 2
% 0010 for multiply XI by 3
% 0011 for multiply XI by 4
% 0100 for multiply XI by 5
% 0101 for multiply XI by 6
% 0110 for multiply XI by 7
% 0111 for multiply XI by 8
% 1000 for multiply XI by 9
% 1001 for multiply XI by 10
% 1010 for multiply XI by 11
% 1011 for multiply XI by 12
% 1100 for multiply XI by 13
% 1101 for multiply XI by 14
% 1110 for multiply XI by 15
% 1111 for multiply XI by 16

```

XX = XI/XO pin mode:

```

00 for XI      reads low, XO floats
01 for XI      input, XO floats
10 for XI/XO   crystal oscillator with 15pF internal loading and 1M-ohm feedback
11 for XI/XO   crystal oscillator with 30pF internal loading and 1M-ohm feedback

```

SS = Clock selector:

```

00 for RCFAST (~20MHz)
01 for RCSLOW (~20KHz)
10 for XTAL   (10MHz-20MHz)
11 for PLL

```

Because the the clock register is cleared to % 0_0000_00_00 on reset, the chip starts up in RCFAST mode with both the crystal oscillator and the PLL disabled. Before switching to XTAL or PLL mode from RCFAST or RCSLOW, the crystal oscillator must be enabled and given 10ms to stabilize. The PLL stabilizes within 10us, 'so it can be enbled at the sime time as the crystal oscillator. Once the crystal is stabilized, you can switch between XTAL and RCFAST/RCSLOW without any stability concerns. If the PLL is also enabled, you can switch freely among PLL, XTAL, and RCFAST/RCSLOW modes. You can change the PLL multiplier while being in PLL mode, but beware that some frequency overshoot and undershoot will occur as the PLL settles to its 'new frequency. This only poses a hardware problem if you are switching upwards and the resulting overshoot 'might exceed the speed limit of the chip.

COGID D returns the number of the COG (0..7) into D.

COGSTOP D stops the COG specified in D (0..7).

LOCKNEW D

LOCKRET D

LOCKSET D

LOCKCLR D

There are eight semaphore locks available in the chip which can be borrowed with LOCKNEW, returned with LOCKRET, set with LOCKSET, and cleared with LOCKCLR

While any COG can set or clear any lock without using LOCKNEW or LOCKRET, LOCKNEW and LOCKRET are provided so that COG programs have a dynamic and simple means of acquiring and relinquishing the locks at run-time.

When a lock is set with LOCKSET, its state is set to 1 and its prior state is returned in C. LOCKCLR works the same way, but clears the lock's state to 0. By having the HUB perform the atomic operation of setting/clearing and reporting the prior state, cogs can utilize locks to insure that only one COG has permission to do something at once. If a lock starts out cleared and multiple cogs vie for the lock by doing a 'LOCKSET locknum wc', the COG to get C=0 back 'wins' and he can have exclusive access to some shared resource while the other cogs get C=1 back. When the winning COG is done, he can do a 'LOCKCLR locknum' to clear the lock and give another COG the opportunity to get C=0 back.

LOCKNEW returns the next available lock into D, with C=1 if no lock was free.

LOCKRET frees the lock in D so that it can be checked out again by LOCKNEW.

LOCKSET sets the lock in D and returns its prior state in C.

LOCKCLR clears the lock in D and returns its prior state in C.

instructions

clocks

```
-----
000011 ZCR 0 CCCC DDDDDDDDD SSSSSSSSS COGINIT D,S 'launch COG at D, COG PTR = S 1..9
000011 000 1 CCCC DDDDDDDDD 000000000 CLKSET D 'set clock to D 1..8
```

```

000011 001 1 CCCC DDDDDDDDD 00000001    COGID   D    'get COG number into D    2..9
000011 000 1 CCCC DDDDDDDDD 00000011    COGSTOP D    'stop COG in D            1..8
000011 ZC1 1 CCCC DDDDDDDDD 00000100    LOCKNEW D    'get new lock into D, C = busy 2..9
000011 000 1 CCCC DDDDDDDDD 00000101    LOCKRET D    'return lock in D         1..8
000011 0C0 1 CCCC DDDDDDDDD 00000110    LOCKSET D    'set lock in D, C = prev state 1..9
000011 0C0 1 CCCC DDDDDDDDD 00000111    LOCKCLR D    'clear lock in D, C = prev state 1..9

```

'INDIRECT REGISTERS

Each **COG** has two indirect registers: **INDA** and **INDB**. They are located at **\$1F6** and **\$1F7**.

By using **INDA** or **INDB** for **D** or **S**, the register pointed at by **INDA** or **INDB** is addressed.

INDA and **INDB** each have three hidden **9-bit** 'registers associated with them: the pointer, the bottom limit, and 'the top limit. The bottom and top limits are inclusive values which set automatic wrapping boundaries for the pointer. This way, circular buffers can be established within **COG RAM** and accessed using simple **INDA/INDB** references.

SETINDA/SETINDB/SETINDS is used to set or adjust the pointer value(**S**) while forcing the associated bottom and top limit(**S**) to **\$000** and **\$1FF**, respectively.

FIXINDA/FIXINDB/FIXINDS sets the pointer(**S**) to an initial value, while setting the bottom limit(**s**) to the lower of the initial and terminal values and the top limit(**S**) to the higher.

'Because indirect addressing occurs very early in the pipeline and indirect pointers are affected earlier than the final stage where the conditional **bit** field (**CCCC**) normally comes into use, the **CCCC** field is repurposed for indirect operations. The top two bits of **CCCC** are used for indirect **D** and the bottom two bits are used for indirect **S**. All 'instructions which use indirect registers will execute unconditionally, regardless of the **CCCC** 'bits.

Here is the **INDA/INDB** usage scheme which repurposes the **CCCC** field:

```
000000 ZCR I CCCC DDDDDDDDD SSSSSSSSS
```

```
xxxxxxx xxx x 00xxx 111110110 xxxxxxxxxxx
```

D = INDA

'use INDA

```

xxxxxxx xxx x 00xx 111110111 xxxxxxxxxxxx      D = INDB      'use INDB
xxxxxxx xxx x 01xx 111110110 xxxxxxxxxxxx      D = INDA++    'use INDA,      INDA += 1
xxxxxxx xxx x 01xx 111110111 xxxxxxxxxxxx      D = INDB++    'use INDB,      INDB += 1
xxxxxxx xxx x 10xx 111110110 xxxxxxxxxxxx      D = INDA--    'use INDA,      INDA -= 1
xxxxxxx xxx x 10xx 111110111 xxxxxxxxxxxx      D = INDB--    'use INDB      INDB -= 1
xxxxxxx xxx x 11xx 111110110 xxxxxxxxxxxx      D = ++INDA    'use INDA+1,    INDA += 1
xxxxxxx xxx x 11xx 111110111 xxxxxxxxxxxx      D = ++INDB    'use INDB+1,    INDB += 1

xxxxxxx xxx 0 xx00 xxxxxxxxxxxx 111110110      S = INDA      'use INDA
xxxxxxx xxx 0 xx00 xxxxxxxxxxxx 111110111      S = INDB      'use INDB
xxxxxxx xxx 0 xx01 xxxxxxxxxxxx 111110110      S = INDA++    'use INDA,      INDA += 1
xxxxxxx xxx 0 xx01 xxxxxxxxxxxx 111110111      S = INDB++    'use INDB,      INDB += 1
xxxxxxx xxx 0 xx10 xxxxxxxxxxxx 111110110      S = INDA--    'use INDA,      INDA -= 1
xxxxxxx xxx 0 xx10 xxxxxxxxxxxx 111110111      S = INDB--    'use INDB      INDB -= 1
xxxxxxx xxx 0 xx11 xxxxxxxxxxxx 111110110      S = ++INDA    'use INDA+1,    INDA += 1
xxxxxxx xxx 0 xx11 xxxxxxxxxxxx 111110111      S = ++INDB    'use INDB+1,    INDB += 1

```

If both **D** and **S** are the **same** indirect register, the two **2-bit** fields in **CCCC** are **OR'd** together to get the post-modifier effect:

```

101000 001 0 0011 111110110 111110110      MOV INDA,++INDA      'Move @INDA+1 into @INDA,      INDA += 1
100000 001 0 1100 111110111 111110111      ADD ++INDB,INDB      'Add @INDB into @INDB+1,      INDB += 1

```

Note that only **'++INDx,INDx'/'INDx,++INDx'** combinations can address different registers from the **same** **INDx**.

Here are the instructions which are used to set the pointer **and** limit values **for INDA and INDB**:

instructions *		clocks	Description
111000 000 0 0001 00000000 AAAAAAAAAA	SETINDA #addrA	1	'Set or adjust the pointer value(s) while forcing ' the associated bottom and top limit(s) ' to \$000 and \$1FF, respectively.
111000 000 0 0011 00000000 AAAAAAAAAA	SETINDA ++/--delta	1	
111000 000 0 0100 BBBB BBBB 00000000	SETINDB #addrB	1	* addrA/addrB/terminal/initial ' = register address (0..511), ' delta/deltB = 9-bit signed delta --256..++255
111000 000 0 1100 BBBB BBBB 00000000	SETINDB ++/--deltB	1	
111000 000 0 0101 BBBB BBBB AAAAAAAAAA	SETINDS #addrB,#addrA	1	

```

111000 000 0 0111 BBBB BBBB AAAA AAAA SETINDS #addrB,++/--deltA 1 | AAAA AAAA addrA
111000 000 0 1101 BBBB BBBB AAAA AAAA SETINDS ++/--deltB,#addrA 1 | BBBB BBBB addrB
111000 000 0 1111 BBBB BBBB AAAA AAAA SETINDS ++/--deltB,++/--deltA 1 | TTTT TTTT terminal
| I I I I I I I I I I initial
111001 000 0 0001 TTTT TTTT I I I I I I I I I I FIXINDA #terminal,#initial 1 |
111001 000 0 0100 TTTT TTTT I I I I I I I I I I FIXINDB #terminal,#initial 1 |
111001 000 0 0101 TTTT TTTT I I I I I I I I I I FIXINDS #terminal,#initial 1 |

```

* addrA/addrB/terminal/initial = register address (0..511),
deltA/deltB = 9-bit signed delta --256..++255

INDIRECT POINTER Examples:

```

111000 000 0 0001 00000000 000000101 SETINDA #5 'INDA = 5, bottom = 0, top = 511
111000 000 0 0011 00000000 000000011 SETINDA ++3 'INDA += 3, bottom = 0, top = 511
111000 000 0 1100 111111100 000000000 SETINDB --4 'INDB -= 4, bottom = 0, top = 511
111000 000 0 0111 000000111 000001000 SETINDS #7,++8 'INDB = 7, INDA += 8, bottoms = 0, tops = 511

111001 000 0 0001 000001111 000001000 FIXINDA #15,#8 'INDA = 8, bottom = 8, top = 15
111001 000 0 0100 000010000 000011111 FIXINDB #16,#31 'INDB = 31, bottom = 16, top = 31
111001 000 0 0101 001100011 000110010 FIXINDS #99,#50 'INDA/INDB = 50, bottoms = 50, tops = 99

```

STACK RAM

When the video generator is **not in** use the **CLUT/RAM** may be used as a general-purpose **memory** scratch space, **or** as a **256 Long** FIFO buffer, **or** as a **call stack and** evaluation **stack** (at the **same** time).

The **CLUT/RAM** has two pointers used to **index** it called **SPA and SPB** .

Each **COG** has a **256-long STACK RAM** that is accessible via **push and pop** operations.

There are two **STACK** pointers called **SPA and SPB** which are used to address the **STACK** memory.

' Aside from automatically incrementing and decrementing on pushes and pops, **SPA and SPB** 'can be set, added to, subtracted from, read back, and checked:

```

SETSPA D/#n set SPA
SETSPB D/#n set SPB
ADDSPA D/#n add to SPA

```

```

ADDSPB D/#n      add to SPB
SUBSPA D/#n      subtract from SPA
SUBSPB D/#n      subtract from SPB
GETSPA D         get SPA, SPA==0 into Z, SPA-7 into C
GETSPB D         get SPB, SPB==0 into Z, SPB-7 into C
GETSPD D         get SPA minus SPB, SPA==SPB into Z, SPA<SPB into C
CHKSPA          check SPA, SPA==0 into Z, SPA-7 into C
CHKSPB          check SPB, SPB==0 into Z, SPB-7 into C
CHKSPD          check SPA minus SPB, SPA==SPB into Z, SPA<SPB into C

```

'Data can be pushed and popped in both normal and reverse directions:

```

PUSHA  D/#n      push using SPA           'Push to Stack,
PUSHB  D/#n      push using SPB
PUSHAR D/#n      push using SPA, use pop addressing
PUSHBR D/#n      push using SPB, use pop addressing
POPA   D         pop using SPA           'Pop from Stack,
POPB   D         pop using SPB
POPAR  D         pop using SPA, use push addressing
POPBR  D         pop using SPB, use push addressing

```

'Aside from data, the program counter and flags can be pushed and popped using calls and returns:

```

CALLA  D/#n      call using SPA
CALLB  D/#n      call using SPB
CALLAD D/#n      call using SPA, 'delay branch until three trailing instructions executed
CALLBD D/#n      call using SPB, 'delay branch until three trailing instructions executed
RETA   return using SPA
RETB   return using SPB
RETAD  return using SPA, 'delay branch until three trailing instructions executed
RETBD  return using SPB, 'delay branch until three trailing instructions executed

```

The **STACK RAM**'s contents are undefined at **COG** start.

```

instructions (STACK RAM access is shown as [SPx++] and [--SPx])           clocks
-----
000011 ZC0 1 CCCC 00000000 000010101          CHKSPD          SPA==SPB into Z, SPA<SPB into C    1
000011 ZC1 1 CCCC DDDDDDDDD 000010101          GETSPD D        SPA-SPB into D, Z/C as CHKSPD    1

```

```

''Stores ((SPA - SPB) & 0x7F) in register "D (0-511)". FOR FIFO MODE.

000011 ZC0 1 CCCC 00000000 000010110      CHKSPA      SPA==0 into Z, SPA .7 into C      1

000011 ZC1 1 CCCC DDDDDDDDD 000010110      GETSPA D      SPA into D, Z/C as CHKSPA      1
'Stores SPA in register "D (0-511)".

000011 ZC0 1 CCCC 00000000 000010111      CHKSPB      SPB==0 into Z, SPB .7 into C      1

000011 ZC1 1 CCCC DDDDDDDDD 000010111      GETSPB D      SPB into D, Z/C as CHKSPB      1
'Stores SPB in register "D (0-511)".

000011 ZC1 1 CCCC DDDDDDDDD 000011000      POPAR D      read [SPA++] into D, MSB into C      1
'Store CLUT[SPA] in register "D (0-511)" and then increment SPA.

000011 ZC1 1 CCCC DDDDDDDDD 000011001      POPBR D      read [SPB++] into D, MSB into C      1
'Store CLUT[SPB] in register "D (0-511)" and then increment SPA.

000011 ZC1 1 CCCC DDDDDDDDD 000011010      POPA D      read [--SPA] into D, MSB into C      1
'Decrement SPA and then store CLUT[SPA] in register "D (0-511)".

000011 ZC1 1 CCCC DDDDDDDDD 000011011      POPB D      read [--SPB] into D, MSB into C      1
'Decrement SPB and then store CLUT[SPB] in register "D (0-511)".
POPA/B #0      '#constant Not allowed
POPA/B register 'push contents of register
POPA/B INDA++  'push register[INDA++]

000011 000 1 CCCC DDDDDDDDD 010101010      PUSHA D      write D into [SPA++]      1 **
'Store register "D (0-511)" in CLUT[SPA] and then increment SPA.

000011 001 1 CCCC nnnnnnnnn 010101010      PUSHA #n     push/write constant n into [SPA++]      1 **
'Store constant "n (0-511)" in CLUT[SPA] and then increment SPA.

000011 000 1 CCCC DDDDDDDDD 010101011      PUSHB D      write D into [SPB++]      1 **
'Store register "D (0-511)" in CLUT[SPB] and then increment SPB.

000011 001 1 CCCC nnnnnnnnn 010101011      PUSHB #n     write n into [SPB++]      1 **
'Store constant "n (0-511)" in CLUT[SPB] and then increment SPB.
PUSHA/B #0      'push constant 0
PUSHA/B register 'push contents of register
PUSHA/B INDA++  'push register[INDA++]

000011 ZC0 1 CCCC 00000000 000011100      RETA      read [--SPA] into Z/C/PC*      4
'Decrement SPA and then jump to instruction (CLUT[SPA] & 0x1FF).
'Flush pipeline before jump - results in a two-cycle loss.

```

```

000011 ZC0 1 CCCC 00000000 000011101      RETB          read [--SPB] into Z/C/PC*          4
                                                'Decrement SPB and then jump to instruction (CLUT[SPB] & 0x1FF).
                                                'Flush pipeline before jump - results in a two-cycle loss.

000011 ZC0 1 CCCC 00000000 000011110      RETAD         read [--SPA] into Z/C/PC*          1
                                                'Decrement SPA and then jump to instruction (CLUT[SPA] & 0x1FF).
                                                'Do not flush pipeline before jump - must be executed two
                                                'instructions before intended jump space.

000011 ZC0 1 CCCC 00000000 000011111      RETBD         read [--SPB] into Z/C/PC*          1
                                                'Decrement SPB and then jump to instruction (CLUT[SPB] & 0x1FF).
                                                'Do not flush pipeline before jump - must be executed two
                                                'instructions before intended jump space.

000011 000 1 CCCC DDDDDDDDD 010100010      SETSPA D      set SPA to D                        1
                                                'Set SPA to register "D (0-511)".

000011 001 1 CCCC 0nnnnnnnn 010100010      SETSPA #n     set SPA to n                        1
                                                'Set SPA to register "n (0-511)".

000011 000 1 CCCC DDDDDDDDD 010100011      SETSPB D      set SPB to D                        1
                                                'Set SPB to register "D (0-511)".

000011 001 1 CCCC 0nnnnnnnn 010100011      SETSPB #n     set SPB to n                        1
                                                'Set SPB to register "n (0-511)".

000011 000 1 CCCC DDDDDDDDD 010100100      ADDSPA D      add D into SPA                      1
                                                'Add to SPA register "D (0-511)".

000011 001 1 CCCC 0nnnnnnnn 010100100      ADDSPA #n     add n into SPA                      1
                                                'Add to SPA register "n (0-511)".

000011 000 1 CCCC DDDDDDDDD 010100101      ADDSPB D      add D into SPB                      1
                                                'Add to SPB register "D (0-511)".

000011 001 1 CCCC 0nnnnnnnn 010100101      ADDSPB #n     add n into SPB                      1
                                                'Add to SPB register "n (0-511)".

000011 000 1 CCCC DDDDDDDDD 010100110      SUBSPA D      subtract D from SPA                 1
                                                'Subtract from SPA register "D (0-511)".

000011 001 1 CCCC 0nnnnnnnn 010100110      SUBSPA #n     subtract n from SPA                 1
                                                'Subtract from SPA register "n (0-511)".

000011 000 1 CCCC DDDDDDDDD 010100111      SUBSPB D      subtract D from SPB                 1
                                                'Subtract from SPB register "D (0-511)".

000011 001 1 CCCC 0nnnnnnnn 010100111      SUBSPB #n     subtract n from SPB                 1
                                                'Subtract from SPB register "n (0-511)".

```

```

000011 000 1 CCCC DDDDDDDDD 010101000    PUSHAR  D      write D into [--SPA]          1 **
                                           'Decrement SPA and then store register "D (0 511)"
000011 001 1 CCCC nnnnnnnnn 010101000    PUSHAR  #n     write n into [--SPA]          1 **
                                           'Decrement SPA and then store register "n (0 511)"
000011 000 1 CCCC DDDDDDDDD 010101001    PUSHBR  D      write D into [--SPB]          1 **
                                           'Decrement SPB and then store register "D (0-511)"
000011 001 1 CCCC nnnnnnnnn 010101001    PUSHBR  #n     write n into [--SPB]          1 **
                                           'Decrement SPB and then store register "n (0-511)"

000011 000 1 CCCC DDDDDDDDD 010101100    CALLA   D      write Z/C/PC* into [SPA++], PC=D 4 **
                                           'Store the program counter (PC) in CLUT[SPA] and then increment
                                           ' SPA and then jump to the address in register "D (0-511)"
000011 001 1 CCCC nnnnnnnnn 010101100    CALLA   #n     write Z/C/PC* into [SPA++], PC=n 4 **
                                           'Store the program counter (PC) in CLUT[SPA] and then increment
                                           ' SPA and then jump to the address in register "n (0-511)".
                                           ' Flush pipeline before jump - results in a two-cycle loss.
000011 000 1 CCCC DDDDDDDDD 010101101    CALLB   D      write Z/C/PC* into [SPB++], PC=D 4 **
                                           'Store the program counter (PC) in CLUT[SPB] and then increment
                                           ' SPB and then jump to the address in register "D (0-511)"
000011 001 1 CCCC nnnnnnnnn 010101101    CALLB   #n     write Z/C/PC* into [SPB++], PC=n 4 **
                                           'Store the program counter (PC) in CLUT[SPB] and then increment
                                           ' SPB and then jump to the address in register "n (0-511)".
                                           ' Flush pipeline before jump - results in a two-cycle loss.

000011 000 1 CCCC DDDDDDDDD 010101110    CALLAD  D      write Z/C/PC* into [SPA++], PC=D 1 **
                                           'Store the program counter (PC) in CLUT[SPA] and then increment
                                           ' SPA and then jump to the address in register "D (0-511)"
000011 001 1 CCCC nnnnnnnnn 010101110    CALLAD  #n     write Z/C/PC* into [SPA++], PC=n 1 **
                                           'Store the program counter (PC) in CLUT[SPA] and then increment
                                           ' SPA and then jump to the address in register "n (0-511)"
000011 000 1 CCCC DDDDDDDDD 010101111    CALLBD  D      write Z/C/PC* into [SPB++], PC=D 1 **
                                           'Store the program counter (PC) in CLUT[SPB] and then increment
                                           ' SPB and then jump to the address in register "D (0-511)"
000011 001 1 CCCC nnnnnnnnn 010101111    CALLBD  #n     write Z/C/PC* into [SPB++], PC=n 1 **
                                           'Store the program counter (PC) in CLUT[SPB] and then increment
                                           ' SPB and then jump to the address in register "n (0-511)"

```

* bit 10 is Z, bit 9 is C, bits 8..0 are PC, upper bits are ignored or cleared

**** if** a **STACK RAM write** is immediately followed by a **STACK RAM read**, **add** one clock

Example:

' Save XX longs in CLUT from COG

Code:

```

SETSPA      #$0           'Set SPA
REPS        #16,#1       'REPS 16 times one instruction
SETINDA     #MySpace     ''Set INDA 'MOVED DOWN FOR correct function of REPS
PUSHA       INDA++

```

' Read XX longs from CLUT to COG

```

SETSPA      #$0           'Set SPA
REPS        #16,#1       'REPS 16 times one instruction
SETINDA     #MySpace     ''Set INDA 'MOVED DOWN FOR correct function of REPS
POPA        INDA++

```

' COG address of REPS #xxx,1 #xxx = Longs to Save, Read

MySpace LONG XXXXX_XXXXX_XXXXX_XXXXX

BYTE/WORD FIELD MOVER

Each **COG** has a field mover that can move a **byte or word** from any field **in S into** any field **in D** . To use the field mover, you must first configure it using **SETF**. Then, you can use **MOVF** to perform the moves.

SETF uses a **9-bit** value to configure the field mover:

%W_DDdd_SSss

W = **1 for word** mode, **0 for byte** mode

DD = D field mode: % **00** = D field pointer stays **same** after **MOVF**
 % **01** = D field pointer stays **same** after **MOVF**, D rotates left by **byte/word**
 % **10** = D field pointer increments after **MOVF**
 % **11** = D field pointer decrements after **MOVF**

dd = D field pointer: % **00** = **byte 0 / word 0**
 % **01** = **byte 1 / word 0**

```

% 10 = byte 2 / word 1
% 11 = byte 3 / word 1

SS = S field mode: % 0x = S field pointer stays same after MOVF
% 10 = S field pointer increments after MOVF
% 11 = S field pointer decrements after MOVF

ss = S field pointer: % 00 = byte 0 / word 0
% 01 = byte 1 / word 0
% 10 = byte 2 / word 1
% 11 = byte 3 / word 1

```

On COG startup, SETF is initialized to %0_0100_0000, so that MOVF will rotate D left by 8 bits and then fill the bottom byte with the lower byte in S .

instructions					clocks
000011 000 1 CCCC Wddddssss 011001010	SETF	D	'Configure field mover with D		1
000011 001 1 CCCC nnnnnnnnn 011001010	SETF	#n	'Configure field mover with 0..511		1
000101 000 0 CCCC DDDDDDDDD SSSSSSSSS	MOVF	D,S	'Move field from S into D		1
000101 000 1 CCCC DDDDDDDDD nnnnnnnnn	MOVF	D,#n	'Move field from 0..511 into D		1

MULTI-TASKING

Each COG has four sets of flags and program counters (Z/C/PC), constituting four unique Tasks that can execute and switch on each instruction cycle.

'At COG startup, the tasks are initialized as follows:

TASK Z C PC

```

0   0   0   $000
1   0   0   $001
2   0   0   $002
3   0   0   $003

```

There are 16 rotating time slots in the TASK register that determine TASK sequence. Initially, all time slots are set to 0, causing TASK 0 to execute exclusively, starting at address \$000:

```

time slots:  15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
              | | | | | | | | | | | | | | | |
TASK register: %00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00

```

The two LSB's of TASK always determine which TASK will execute next. After each instruction cycle, the TASK register is rotated right by two bits, recycling slot 0 to slot 15 and getting the next TASK into the 2 LSB's.

To enable other Tasks, SETTASK is used to set the TASK register:

```

SETTASK D           write D to the TASK register
SETTASK #n          write {n[7:0], n[7:0], n[7:0], n[7:0]} to the TASK register

```

If a TASK is given no time slot, it doesn't execute and its flags and PC stay at initial values.

If a TASK is given a time slot, it will execute and its flags and PC will be updated at every instruction, or time slot. If an active TASK's time slots are all taken away, that TASK's flags and PC remain in the state where they left off, until it is given another time slot.

To immediately force any of the four PC's to a new address, JMPTASK can be used.

JMPTASK uses a 4-bit mask to select which PC's are going to be written. Mask bits 0..3 represent PC's 0..3. The mask value %1010 would write PC 3 and PC 1, while %0100 would write PC 2, only.

```

JMPTASK D,#mask     force PC's in mask to D
JMPTASK #addr,#mask force PC's in mask to #addr

```

For every PC/TASK affected by a JMPTASK instruction, all affected-TASK instructions currently in the

pipeline are cancelled. **This** insures that once **JMPTASK** executes, the next instruction from each affected **TASK** will be from the new address.

JMPTASK

'There are 4 program counters in each cog. They are initialized as follows:

```
PC0 = $ 000
PC1 = $ 001
PC2 = $ 002
PC3 = $ 003
```

'At first, the task register, which is 32 bits (16 two-bit fields), is cleared to 0,
' making all time slots execute task0.

JMPTASK sets up to all four **PC**'s at once, using a bit field in **S** and an address in **D**.

```
JMPTASK #substart,#% 1111 ...would set all PC's to substart
JMPTASK #substart,#% 1000 ...would set PC3 to substart
JMPTASK #substart,#% 0100 ...would set PC2 to substart
JMPTASK #substart,#% 0010 ...would set PC1 to substart
JMPTASK #substart,#% 0001 ...would set PC0 to substart
```

'Until **SETTASK** is executed (initialized to \$00000000), only **PC0** is running, making the cog seem normal.

```
SETTASK #%% 3210 ... 'would enable all tasks. If no JMPTASK was done,
    PC1 .. PC3   'would begin execution from $001..$003 (better have some
                    ''JMP's there)
```

'When you do an immediate **SETTASK #**, the lower 8 bits of immediate data are replicated four times to fill 32 bits.
' To get more granularity, you could do a register, instead of an immediate,
' and 32 unique bits would be loaded into the task register, which rotates right after each instruction completion,
with the 2 **LSB**'s determining which task to execute next.

Here is an **example in** which all four tasks are started and each **TASK** toggles an I/O pin at a different rate:

```

ORG

JMP   #task0      ''TASK 0 begins here when the COG starts           (this JMP takes 4 clocks)
JMP   #task1      ''TASK 1 begins here after TASK 0 executes SETTASK (this JMP takes 1 clock)
JMP   #task2      ''TASK 2 begins here after TASK 0 executes SETTASK (this JMP takes 1 clock)
JMP   #task3      ''TASK 3 begins here after TASK 0 executes SETTASK (this JMP takes 1 clock)

task0   SETTASK #%% 3210      ''enable all tasks (TASK = %11_10_01_00_11_10_01_00_11_10_01_00_11_10_01_00)

:loop   NOTP   #0           ''TASK 0, toggle pin 0           (loops every 8 clocks)
        JMP   #:loop        ''(this JMP takes 1 clock)

task1   NOTP   #1           ''TASK 1, toggle pin 1           (loops every 12 clocks)
        NOP
        JMP   #task1        ''(this JMP takes 1 clock)

task2   NOTP   #2           ''TASK 2, toggle pin 2           (loops every 16 clocks)
        NOP
        NOP
        JMP   #task2        ''(this JMP takes 1 clock)

task3   NOTP   #3           ''TASK 3, toggle pin 3           (loops every 20 clocks)
        NOP
        NOP
        NOP
        JMP   #task3        ''(this JMP takes 1 clock)

```

NOTE: When a normal branch instruction (**JMP**, **CALL**, **RET**, etc.) executes in the fourth and final stage of the pipeline, all instructions progressing through the lower three stages, which belong to the same **TASK** as the 'branch instruction, are cancelled. This inhibits execution of incidental data that was trailing the branch instruction.

The delayed branch instructions (**JMPD**, **CALLD**, **RETD**, etc.) don't do any pipeline instruction cancellation and exist to provide 1-clock branches to **Single-Task** programs, where the three instructions following the branch are allowed to execute before the new instruction stream begins to execute.

For **Single-Task** programs, normal branches take **4** clocks: **1** clock **for** the branch **and** **3** clocks **for** the 'cancelled instructions to come through the pipeline before the new instruction stream begins to execute.

For **multi-tasking** programs that use **all four tasks in** sequence (ie **SETTASK #%% 3210**), there are never any **Same-Task** instructions **in** the pipeline that would require cancellation due to branching, so **all** branches take just **1** clock.

Tips **for** coding **multi-tasking** programs

While **all tasks in** a **multi-tasking** program can execute atomic instructions without any **Inter-Task** conflict, remember that there's **only one of each of the following COG resources and only one TASK can use it at a time:**

SPA
 SPB
 INDA INDA/INDB get written early **in** stage **2** of the pipeline, **not in** stage **4** when **D and S** register contents are available. Only the opcode **bits** are available **in** stage **2**.
 INDB
 PTRA
 PTRB
 ACCA
 ACCB
32x32 multiplier
64/32 divider
64-bit square rooter
 CORDIC computer
 CTRA
 CTRB
 VID
 PIX (**not** usable **in** **multi-tasking**, requires **single-task** timing)
 XFR
 SER
REPS/REPD I got the **REPS/REPD** working with multitasking now.
 Any **task** can use it, but only one **task at** a time.
 Bitfield mover

Using **REPS** with **511 for** the **loop** count means **loop** forever, so it should only fall **out** when the repeated **section** does a **jmp/call** .

When writing **multi-task** programs, be aware that instructions that take multiple clocks will stall the pipeline **and** have a ripple effect on the **tasks' timing**. **This may be impossible to avoid, as some task** might need to access **HUB memory, and** those instructions are **not single-clock**.

The **WAITCNT/WAITPEQ/WAITPNE** instructions should be recoded discretely using **1-clock** instructions, to avoid stalling the pipeline **for** excessive amounts of time.

The following instructions (**WC** versions) will take **1** clock, instead of potentially many, **and** return **1** in **C** if they were successful:

SNDSER	D	WC	attempt to send serial		
RCVSER	D	WC	attempt to receive serial		
000011	ZCR	1	CCCC	DDDDDDDD	000110000 GETMULL D WC attempt to get lower multiplier result (waits for mul if !wc)
000011	ZCR	1	CCCC	DDDDDDDD	000110001 GETMULH D WC attempt to get upper multiplier result (waits for mul if !wc)
000011	ZCR	1	CCCC	DDDDDDDD	000110010 GETDIVQ D WC attempt to get divider quotient result (waits for div if !wc)
000011	ZCR	1	CCCC	DDDDDDDD	000110011 GETDIVR D WC attempt to get divider remainder result (waits for div if !wc)
000011	ZCR	1	CCCC	DDDDDDDD	000110100 GETSQRT D WC attempt to get square root result (waits for sqrt if !wc)
000011	ZCR	1	CCCC	DDDDDDDD	000110101 GETQX D WC attempt to get CORDIC X result (waits for cordic if !wc)
000011	ZCR	1	CCCC	DDDDDDDD	000110110 GETQY D WC attempt to get CORDIC Y result (waits for cordic if !wc)
000011	ZCR	1	CCCC	DDDDDDDD	000110111 GETQZ D WC attempt to get CORDIC Z result (waits for cordic if !wc)

'Other instruction alternatives:

POLCTRA	WC	returns 1 in C if CTRA rolled over, use instead of SYNCTRA
POLCTRB	WC	returns 1 in C if CTRB rolled over, use instead of SYNCTRB
POLVID	WC	returns 1 in C if WAITVID is ready, use to execute WAITVID without stalling
PASSCNT	D	jumps to itself if some amount of time has not passed, use instead of WAITCNT
JP/JNP	D,S	jumps based on pin states, use instead of WAITPEQ/WAITPNE
DJNZ	D,#\$	loops until done, use instead of NOP D/#n

The following instruction will **not** work **in** a **multi-tasking** program:

GETPIX	needs steady pipeline delays for perspective divider time - single-task only
---------------	--

```

-----
instructions                                                    clocks
-----
000011 000 1 CCCC DDDDDDDDD 01001mmmmn      JMPTASK D,#mask  ''Set PC`s in mask to D      1
000011 001 1 CCCC nnnnnnnnn 01001mmmmn      JMPTASK #n,#mask ''Set PC`s in mask to 0..511  1

000011 000 1 CCCC DDDDDDDDD 011001011      SETTASK D        ''Set TASK to D      1
000011 001 1 CCCC nnnnnnnnn 011001011      SETTASK #n       ''Set TASK to n[7:0] copied 4x  1
-----

```

PIPELINE

Each **COG** has a **4**-stage pipeline which **all** instructions progress through, **in** order to execute:

- 1st** stage - **Read** instruction
- 2nd** stage - Determine indirect/remapped **D** and **S** addresses, update **INDA/INDB**
- 3rd** stage - **Read D and S**
- 4th** stage - Execute instruction, **write D, Z/C/PC, and** any other results

'On every clock cycle, the instruction in each stage advances to the next stage, unless the instruction **in** the **4th** 'stage is stalling the pipeline because it's waiting for something (i.e. **WRBYTE** waits **for** the **HUB**).

To keep **D** and **S** data current within the pipeline, the resultant **D** from the **4th** stage is passed back to the **3rd** stage to substitute **for** any obsoleted **D** or **S** data currently being **read** from the **cog** register RAM. The **same** is done **for** instruction data currently being **read in** the **1st** stage, but **this** still leaves a two-stage gap between when a register is modified **and** when it can be executed:

'single-task self-modifying code

```

MOVD    :inst,top9      'modify instruction
NOP
NOP
:inst   ADD     A,B      'modified instruction executes

```


-----O L D-----

Tasks that execute **in at** least every **3rd** time slot don't need to observe this 2-instruction rule because their instructions will always be sufficiently spread apart **in** the pipeline.

When a branch instruction executes, **all** instructions **in** the pipeline belonging to that **same task** are **'cancelled, as the program counter has changed, rendering those instructions that were following the** branch instruction invalid. A new instruction stream, beginning **at** the new **PC** value, must make its way through the pipeline before another instruction from that **task** will execute. **For single-task** programs, **this** means that branches take **4** clocks: **1 for** the branch, **and 3 for** the cancelled instructions **in** stages **1..3** to make their way through the pipeline before the new instruction stream reaches the execution stage.

For multi-tasking programs, branch delays are a function of time slot allocation.

-----N E W-----

Tasks that execute no more frequently than every **3rd** time slot don't need to observe this 2-instruction spacer rule when executing self-modifying **code**, because their instructions will always be sufficiently spread apart **in** the pipeline by other **tasks'** instructions, enabling a just-modified instruction to be properly read **and** executed **in** that **task's next time slot**. If less than two spacers are afforded to a modify-execute sequence, the old instruction will be **read and** executed, instead of the new one. **This** can be used to advantage **for** efficient overlapped modify-execute sequences.

When a branch instruction executes, that **task's program counter is abruptly changed from what had been a** steadily incrementing course, requiring that the pipeline be reloaded, beginning **at** the new program counter address. **This** can **leave** up to three instructions **in** the pipeline which were trailing the branch instruction **and** belong to the **same task** as the branch.

Normally, these trailing instructions are incidental data which are **not** intended **for** execution, **and** therefore must be cancelled within the pipeline, so that they pass through without doing anything. However, **in** the case of a **single-task** program, it may be desirable to allow those instructions to execute, without cancellation, to increase pipeline efficiency. **This** will result **in** the branch taking just **1** clock cycle, but three trailing instructions will be executed before the branch appears to take effect:

In a **single-task** program, three trailing instructions are executed before the delayed branch seems to take effect:

'single-task delayed branch

```

JMPD   #somewhere      '(initially 4th stage) do a delayed jmp, then toggle P0 and cycle P1
NOTP   #0              '(initially 3rd stage)
NOTP   #1              '(initially 2nd stage)
NOTP   #1              '(initially 1st stage) next instruction is loaded from 'somewhere'

```

To accommodate both cancelling **and** non-cancelling branches, branch instructions have two versions. The ones that **end in** the letter 'D' **for** 'delayed' are non-cancelling **and** take only one clock, but will execute any trailing pipelined instructions which belong to the branch's **same task**.

In a two-task program with simple time slot allocation, only one trailing instruction is executed before the delayed branch seems to take effect:

'two-task delayed branch (SETTASK #%%1010 timing)

```

JMPD   #somewhere      '(initially 4th stage) do a delayed jmp to 'somewhere', then toggle P0
NOTP   #0              '(initially 2nd stage) next instruction is loaded from 'somewhere'

```

The branch instructions that don't end in the letter 'D' are what would be considered 'normal' **branches, as** they cancel any **same-task** instructions **in** the pipeline, so that the next instruction to execute after the branch would be the instruction which was branched to.

'Here are all the branching instructions:

'normal'	'delayed'		
cancelling	non-cancelling		
-----	-----		
JMP	JMPD		
CALL	CALLD		
RET	RETD		
JMPRET	JMPRETD		
TASKSW	TASKSWD	\$1F8FEDF6	\$5F8FEDF6
CALLA	CALLAD		
CALLB	CALLBD		

RETA	RETAD
RETB	RETB
IJZ	IJZD
IJNZ	IJNZD
DJZ	DJZD
DJNZ	DJNZD
TJZ	TJZD
TJNZ	TJNZD
JP	JPD
JNP	JNPD

PASSCNT
JMPTASK

INSTRUCTION-BLOCK REPEATING

Each **cog** has an instruction-block repeater that can variably **repeat** up to **64** instructions without any clock-cycle overhead.

REPD and **REPS** are used to initiate block repeats. These instructions specify how many **times** the trailing instruction block will be executed **and** how many instructions are **in** the block:

REPD	#i	- execute 1..64 instructions infinitely, requires 3 spacer instructions *
REPD	D,#i	- execute 1..64 instructions D+1 times , requires 3 spacer instructions *
REPD	#n,#i	- execute i-1..64 instructions #n-1..512 times , requires 3 spacer instructions *
REPS	#n,#i	- execute i-1..64 instructions #n-1..16384 times , requires 1 spacer instruction *

REPS differs from **REPD** by executing **at** the **2nd** stage of the pipeline, instead of the **4th**. By **'executing two stages early, it needs only one spacer instruction *'. Because of its earliness,** no conditional execution is possible, so it always executes, allowing the **CCCC bits** to be repurposed, along with **Z**, to provide a **14-bit** constant **for** the **repeat** count.

'The instruction-block repeater will quit repeating the block if a branch instruction executes within the block. **This** rule does **not** currently apply to a **JMPTASK** which affects the **task** using the repeater - **This** will be fixed **at** the earliest opportunity.

* Spacer instructions are required **in 1-task** applications to allow the pipeline to prime before repeating can commence. **If REPD** is used by a **task** that **uses** no more than every **4th** time slot, no spacers are needed, as three intervening instructions will be provided by the other **task(s)**. **If REPS** is used by a **task** that **uses** no more than every **2nd** time slot, no spacers are needed.

The immediate iteration count **and** instruction count **in REPS and REPD** are one-based **in** the assembly **language** source, though they are encoded as zero-based **in** the opcode.

REPS #16,#1 encodes % **0000000001111** for the '#16' **and** % **000000** for the '#1'.

When **REPD** **uses** a **D** register to express iterations, it follows the **same** rule, where execution of the block will occur only once when the **D** register holds \$00000000, **or 2^32 times** when **D** holds \$FFFFFFFF.

I've been on taking a break over the holidays, but I'm **getting back on the documentation work**.

I posted **this** on the doc thread earlier, but here is the latest, again. See the **section** on **REPS/REPD**:

Example 1 (1-task):

```

REPD   D,#1           'execute 1 instruction D+1 times

NOP
NOP
NOP           '3 spacer instructions needed (could do something useful)

NOTP   #0            'toggle P0, block repeats every 1 clock

```

Example 2 (1-task):

```

REPS   #20_000,#4    'execute 4 instructions 20,000 times

NOP           '1 spacer instruction needed (make the most of it)

NOTP   #0            'toggle P0

```

```

NOTP #1 'toggle P1
NOTP #2 'toggle P2
NOTP #3 'toggle P3, block repeats every 4 clocks

```

Example 3 (4-task, SETTASK ###3210 timing):

```

task0 REPD #1 'task0 will own the block repeater (no need for spacers)
      NOTP #0 'toggle P0 every 4 clocks

task1 NOTP #1 'toggle P1 every 8 clocks
      JMP #task1

task2 NOTP #2 'toggle P2 every 8 clocks
      JMP #task2

task3 NOTP #3 'toggle P3 every 8 clocks
      JMP #task3

```

instructions (iiiiii = #i-1, nnnnnnnnn/n__nnnn_nnnnnnnnn = #n-1) clocks

```

-----
000011 000 1 CCCC 111111111 001iiiiiii REPD #i 'execute 1..64 inst's infintely 1
000011 000 1 CCCC nnnnnnnnn 001iiiiiii REPD D,#i 'execute 1..64 inst's D+1 times 1
000011 001 1 CCCC nnnnnnnnn 001iiiiiii REPD #n,#i 'execute 1..64 inst's 1x..512x times 1
000011 n11 1 nnnn nnnnnnnnn 001iiiiiii REPS #n,#i 'execute 1..64 inst's 1x..16384x times 1
-----

```

Note that the %iiiiii field represents 1..64 instructions, **not** the encoded 0..63. The %nnnnnnnnn/
% n__nnnn_nnnnnnnnn fields are +1-based, too.

Miscellaneous Hardware

Each **COG** has a free running **LFSR** (Linear Feedback Shift Register) **and** System Counter that change every clock cycle.

Each access of the **LFSR** taps **into** a **32 bit** wide sequence of numbers that is traversed **in** a pseudo random order, **for** a **232** .

The system counter counts the number of clock ticks since power up - it is a **64-bit** counter, the **LFSR** is **32** Bits.

```
000011 ZCR 1 CCCC DDDDDDDDD 000010000 | GETLFSR | D | Store the LSFR value in register "D (0-511)".
```

Table 8: 'System Counter Instructions

HUB 'COUNTER

The **hub** contains a **64-bit** counter called **CNT** that increments on each clock cycle. Each **cog** can use **CNT** to mark time **in** various ways. On chip reset, the ROM Booter initializes **CNT** to \$00000000_00000000. **For** the purpose of describing the **cog** instructions which relate to **CNT**, the lower **long** of **CNT** is alternately called **CNTL** **and** the upper **long**, delayed by one clock cycle, is called **CNTH**. The one-clock delay of **CNTH** enables proper reading of the entire **CNT** value when two instructions must be used **in** sequence to access its bottom **and** top longs.

Here are the instructions which relate to **CNT**:

```
GETCNT D           Get CNTL into D. If another GETCNT is executed in the next clock cycle by the
                   same task, it gets CNTH into D.

SUBCNT D           Get CNTL minus D into D. If another SUBCNT is executed in the next clock cycle
                   by the same task, it gets CNTH minus D minus carry from previous SUBCNT into D.
                   In either case, the logical not of the MSB of the D result (not the carry) goes
                   into C, indicating by C=1 if CNTL (or CNT) has exceeded the original D value(s).

CMPCNT D           Same as SUBCNT, but doesn't store the D result(s). Useful for periodic checking
                   if a time target has been reached yet.

PASSCNT D          Jump to self if MSB of CNTL minus D is 1. In other words, loop until CNTL
                   exceeds D. This is intended as a non-pipeline-stalling alternative to WAITCNT,
                   for use in multi-task programs.
```

WAITCNT *D,S/#n* **Wait for** CNTL to be equal to D. **Adds** *S/#n* **into** D.

WAITCNT *D,S/#n WC* **Wait for** CNT to be equal to the concatenation of the last-written *D* value **and** the *D* expressed **in** the WAITCNT. **Adds** *S/#n* **into** D. Carry from the addition goes **into** C.

WAITPEQ *D,S/#n WC* Like **WAITPEQ** without *WC*, except the last-written *D* value becomes a CNTL timeout target, with *C* returning **0** **if** the **WAITPEQ** condition was met, **or** **1** **if** the timeout occurred first.

WAITPNE *D,S/#n WC* Like **WAITPNE** without *WC*, except the last-written *D* value becomes a CNTL timeout target, with *C* returning **0** **if** the **WAITPNE** condition was met, **or** **1** **if** the timeout occurred first.

Examples:

'Measure time using lower 32 bits of CNT

```

GETCNT ticks           'get CNTL into ticks
<somecode>            'execute some code
SUBCNT ticks           'get CNTL minus ticks into ticks, <somecode> took ticks-1 to execute

```

'Measure time using full 64 bits of CNT (single task)

```

GETCNT ticks_low      'get CNT into {ticks_high, ticks_low}
GETCNT ticks_high
<somecode>            'execute some code
SUBCNT ticks_low      'get CNT minus {ticks_high, ticks_low} into {ticks_high, ticks_low}
SUBCNT ticks_high     '<somecode> took {ticks_high, ticks_low}-1 clocks to execute

```

'Do something for some time

```

GETCNT ticks           'get CNTL
ADD ticks,#500         'add 500

```

```

loop <somecode>        'execute some code

```

```

    CMPCNT ticks      WC 'check if 500 clocks have elapsed yet
if_nc JMP      #loop    'if not, loop

    'Do something every Nth clock (multi-task)

    GETCNT ticks      'get CNTL

loop  ADD      ticks,#500 'add 500
      PASSCNT ticks      'wait for next 500th clock
      <somecode>          'execute some code
      jmp      #loop      'loop

    'Do something every Nth clock (single-task)

    GETCNT ticks      'get CNTL
    ADD      ticks,#500 'add initial 500

loop  WAITCNT ticks,#500 'wait for next 500th clock, add next 500
      <somecode>          'execute some code
      jmp      #loop      'loop

    'Wait for pins to equal a value, with time-out

    GETCNT ticks      'get CNTL
    ADD      ticks,#200 'allow 200 clock cycles for WAITPEQ (CNTL target is last-stored value)
    WAITPEQ value,#mask WC 'wait for (pins & mask) = value
if_c  JMP      #timeout 'if C=1 then timeout occurred, else pin condition was met

```

Machine Code	Mnemonic	Operand	Operation	clocks
000011 ZC0 1 CCCC DDDDDDDDD 000001100	SUBCNT	D	'subtracts D from CNTL, then CNTH	1
000011 ZC1 1 CCCC DDDDDDDDD 000001100	CMPCNT	D	'compares D to CNTL, then CNTH	1
000011 000 1 CCCC DDDDDDDDD 000001101	PASSCNT	D	'loops until CNTL passes D	1*
000011 001 1 CCCC DDDDDDDDD 000001101	GETCNT	D	'gets CNTL, then CNTH	1
111111 0CR I CCCC DDDDDDDDD SSSSSSSSS	WAITCNT	D,S WC	'wait for CNTL or CNT (WC), D += S	?


```
111111 110 I CCCC DDDDDDDDD SSSSSSSSS      WAITPEQ   D,S WC   'wait for (pins & S) = D with timeout ?
111111 111 I CCCC DDDDDDDDD SSSSSSSSS      WAITPNE   D,S WC   'wait for (pins & S) = D with timeout ?
```

* 1 clock if task uses no more than every 4th time slot (4 clocks in single-task)

'BRANCHES

As elaborated on in the pipeline section, there are both normal and delayed branching instructions. The normal branching instructions cancel any same-task instructions which are in the pipeline, causing the next instruction that executes in that task to be from the address that was branched to. The delayed branching instructions, intended only for single-task programs, do not cancel any pipelined instructions, allowing the three trailing instructions in the pipeline to execute before the branch appears to take effect. The advantage in using delayed branches is that they only take one clock, but careful programming is required to accommodate the three trailing instructions.

```
loop          CALL    #sub1      'call to sub1, store next address into bits 8..0 of sub1_ret
              CALL    #sub2      'call to sub2, store next address into bits 8..0 of sub2_ret
              JMP     #loop      'loop back to first call

sub1          NOTP   #0          'start of sub1 routine
sub1_ret      RET     #          'return to caller (actually JMP #returnaddress)

sub2          NOTP   #1          'start of sub2 routine
sub2_ret      RET     #          'return to caller (actually JMP #returnaddress)
```

In the branch instruction definitions below, only normal branches are shown, though any of them can be made into delayed branches by adding a 'D' to their mnemonic (i.e. JMP becomes JMPD).

The JMP (jump), CALL, and RET (return) instructions are specific cases of the JMPRET instruction. CALL works by simultaneously jumping to a labeled subroutine and storing the return address (the address after the CALL) into a RET instruction that has the same label as the subroutine, but with '_RET' added:

```
loop          CMP     a,b        WZ,WC   'compare a to b, affect Z and C
              CALL    #sub       WZ,WC   'call to sub and save Z/C/PC into bits 10..0 of the RET
```

```

    IF_C_OR_Z  JMP    #loop    'loop if a =< b
                JMP    #else    'else, branch

sub            GETP    #0      WC    'get pin 0 into C (mess up the flags)
                GETNP   #1      WZ    'get pin 1 into Z
                SETPC   #6      'set pin 6 to C
                SETPZ   #7      'set pin 7 to Z
sub_ret       RET     WZ,WC    'return to caller, restore Z/C/PC from bits 10..0 in RET

```

Because the return address is stored **in** an actual instruction **at** the **end** of the subroutine, these kinds of calls cannot be recursive, unlike the **stack RAM**-based calls **and** returns which are elaborated on **in** the **STACK RAM** section.

The **WZ** and **WC** suffixes can be used with **CALL/RET** instructions to control flag updating. **For example,** **if** you wish to **call** a subroutine **and** preserve the **Z and/or C flags**, you can **add** the **WZ and/or WC** suffixes to both the **CALL and RET** instructions to cause the **flags** to be initially saved on **CALL and** subsequently restored on **RET**:

```

loop          CMP     a,b      WZ,WC 'compare a to b, affect Z and C
              CALL    #sub     WZ,WC 'call to sub and save Z/C/PC into bits 10..0 of the RET
    IF_C_OR_Z JMP     #loop    'loop if a =< b
              JMP     #else    'else, branch

sub           GETP    #0      WC    'get pin 0 into C (mess up C and Z)
              GETNP   #1      WZ    'get pin 1 into Z
              SETPC   #6      'set pin 6 to C
              SETPZ   #7      'set pin 7 to Z
sub_ret       RET     WZ,WC    'return to caller, restore Z/C/PC from bits 10..0 in RET

```

Here are the discrete **JMP/CALL/RET** instructions **and** the general-case **JMPRET** instruction:

```

JMP    S      - Jump to address in S[8..0]
                If WC then C = S[9]
                If WZ then Z = S[10]

```

JMP #n - Jump to immediate 0..511
 If WC then C = bit 9 of JMP instruction (in unused D field)
 If WZ then Z = bit 10 of JMP instruction (in unused D field)

CALL #label - Jump to label which begins subroutine
 The D field points to the RET instruction at label_RET
 PC+1 is written to D[8..0] (PC+4 for CALLD)
 If WC then C is written to D[9]
 If WZ then Z is written to D[10]
 D[31..11], plus D[10]/D[9] per WZ/WC, are preserved

RET - Jump to bits 8..0 of RET instruction (same as JMP #n)
 If WC then C = bit 9 of RET instruction (same as JMP #n)
 If WZ then Z = bit 10 of RET instruction (same as JMP #n)

JMPRET D,#n NR - Jump to immediate 0..511 (same as 'JMP #n' and 'RET')
 If WC then C = bit 9 of JMPRET instruction (in D field)
 If WZ then Z = bit 10 of JMPRET instruction (in D field)

JMPRET D,S NR - Jump to address in S[8..0] (same as 'JMP S')
 If WC then C = S[9]
 If WZ then Z = S[10]

JMPRET D,#n - Jump to immediate 0..511 (same as 'CALL #label')
 PC+1 is written to D[8..0] (PC+4 for JMPRETD)
 If WC then C is written to D[9], else D[9] same
 If WZ then Z is written to D[10], else D[10] same
 D[31..11] are preserved

JMPRET D,S - Jump to address in S[8..0]
 PC+1 is written to D[8..0] (PC+4 for JMPRETD)
 If WC then C is written to D[9] and reloaded from S[9]
 If WZ then Z is written to D[10] and reloaded from S[10]
 D[31..11], and D[10]/D[9] per WZ/WC, are preserved

TASKSW - Same as 'JMPRET INDA,++INDA WZ,WC'
 For round-robin switching among threaded tasks
 Use FIXINDA to set up a ring of Z/C/PC registers

Use with register remapping **for** multiple instances
 Instructions trailing **TASKSWD** are **in** the next thread

'normal'	'delayed'		
cancelling	non-cancelling		
-----	-----		
JMP	JMPD		
CALL	CALLD		
RET	RETD		
JMPRET	JMPRETD		
TASKSW	TASKSWD	\$1F8FEDF6	\$5F8FEDF6
CALLA	CALLAD		
CALLB	CALLBD		
RETA	RETAD		
RETB	RETD		

instructions

clocks

-----		'normal'	---	cancelling	-----		
000111	ZC0 0	CCCC	00000000	SSSSSSSS	JMP	S	'jump to S 4 *
000111	ZC0 1	CCCC	00000000	nnnnnnnn	JMP	#n	'jump to 0..511 4 *
000111	ZC0 1	CCCC	00000000	00000000	RET		'return from subroutine 4 *
000111	ZC1 1	CCCC	DDDDDDDD	LLLLLLLL	CALL	#label	'call subroutine 4 *
000111	ZCR 0	CCCC	DDDDDDDD	SSSSSSSS	JMPRET	D,S	'jump to S, store return in D 4 *
000111	ZCR 1	CCCC	DDDDDDDD	nnnnnnnn	JMPRET	D,S	'jump to 0..511, store return in D 4 *
000111	111 0	0011	111110110	111110110	TASKSW		'JMPRET INDA,++INDA WZ,WC 4 * \$1F8FEDF6
-----		'delayed'	---	non-cancelling	-----		
010111	ZC0 0	CCCC	00000000	SSSSSSSS	JMPD	S	'jump to S 1
010111	ZC0 1	CCCC	00000000	nnnnnnnn	JMPD	#n	'jump to 0..511 1
010111	ZC0 1	CCCC	00000000	00000000	RETD		'return from subroutine 1
010111	ZC1 1	CCCC	DDDDDDDD	LLLLLLLL	CALLD	#label	'call subroutine 1
010111	ZCR 0	CCCC	DDDDDDDD	SSSSSSSS	JMPRETD	D,S	'jump to S, store return in D 1
010111	ZCR 1	CCCC	DDDDDDDD	nnnnnnnn	JMPRETD	D,S	'jump to 0..511, store return in D 1
010111	111 0	0011	111110110	111110110	TASKSWD		'JMPRETD INDA,++INDA WZ,WC 1 \$5F8FEDF6

* 4 clocks **for** single-task, actual count is 1 + number of **same-task** instructions **in** pipeline

'normal'	'delayed'
cancelling	non-cancelling
-----	-----
IJZ	IJZD
IJNZ	IJNZD
DJZ	DJZD
DJNZ	DJNZD
TJZ	TJZD
TJNZ	TJNZD
JP	JPD
JNP	JNPD

Here are the conditional branches:

IJZ	D,S/#n	- Increment D and Jump to S/#n if result is zero
IJNZ	D,S/#n	- Increment D and Jump to S/#n if result is not zero
DJZ	D,S/#n	- Decrement D and Jump to S/#n if result is zero
DJNZ	D,S/#n	- Decrement D and Jump to S/#n if result is not zero
TJZ	D,S/#n	- Jump to S/#n if D is zero
TJNZ	D,S/#n	- Jump to S/#n if D is not zero
JP	D,S/#n	- Jump to S/#n if pin D reads high
JNP	D,S/#n	- Jump to S/#n if pin D reads low

instructions

clocks

----- 'normal' --- cancelling -----			-----		
111100	00R	I CCCC DDDDDDDDD SSSSSSSSS	IJZ	D,S	'increment D and jump if zero 4 *
111100	10R	I CCCC DDDDDDDDD SSSSSSSSS	IJNZ	D,S	'increment D and jump if not zero 4 *
111101	00R	I CCCC DDDDDDDDD SSSSSSSSS	DJZ	D,S	'decrement D and jump if zero 4 *
111101	10R	I CCCC DDDDDDDDD SSSSSSSSS	DJNZ	D,S	'decrement D and jump if not zero 4 *
111110	000	I CCCC DDDDDDDDD SSSSSSSSS	TJZ	D,S	'test D and jump if zero 4 *
111110	100	I CCCC DDDDDDDDD SSSSSSSSS	TJNZ	D,S	'test D and jump if not zero 4 *
111110	001	I CCCC DDDDDDDDD SSSSSSSSS	JP	D,S	'jump if pin D high 4 *
111110	101	I CCCC DDDDDDDDD SSSSSSSSS	JNP	D,S	'jump if pin D low 4 *
----- 'delayed' --- non-cancelling -----			-----		
111100	01R	I CCCC DDDDDDDDD SSSSSSSSS	IJZD	D,S	'increment D and jump if zero 1
111100	11R	I CCCC DDDDDDDDD SSSSSSSSS	IJNZD	D,S	'increment D and jump if not zero 1
111101	01R	I CCCC DDDDDDDDD SSSSSSSSS	DJZD	D,S	'decrement D and jump if zero 1
111101	11R	I CCCC DDDDDDDDD SSSSSSSSS	DJNZD	D,S	'decrement D and jump if not zero 1

```

111110 010 I CCCC DDDDDDDDD SSSSSSSSS TJZD D,S 'test D and jump if zero 1
111110 110 I CCCC DDDDDDDDD SSSSSSSSS TJNZD D,S 'test D and jump if not zero 1
111110 011 I CCCC DDDDDDDDD SSSSSSSSS JPD D,S 'jump if pin D high 1
111110 111 I CCCC DDDDDDDDD SSSSSSSSS JNPD D,S 'jump if pin D low 1

```

* 4 clocks for single-task, actual count is 1 + number of same-task instructions in pipeline

Machine Code	Mnemonic	Operand	Operation
111111 0CR I CCCC DDDDDDDDD SSSSSSSSS	WAITCNT	D,S/#n WC	Wait for the CNT[31:0] register to equal D and then add S to D and store in D. If WC is specified then wait for CNT[63:32] to equal D .(waits for cnt32, +cnt64 if wc)
111111 1C0 I CCCC DDDDDDDDD SSSSSSSSS	WAITPEQ	D,S/#n WC	Pause execution until I/O pin(s) match designated state(s). (waits for pins, +cnt32 if wc)
111111 1C1 I CCCC DDDDDDDDD SSSSSSSSS	WAITPNE	D,S/#n WC	Pause execution until I/O pin(s) don't match designated state(s). (waits for pins, +cnt32 if wc)
000011 ZC1 1 CCCC DDDDDDDDD 000001101	GETCNT	D	(gets cnt[31:0], then cnt1 if same thread) Store the bottom 32 Bits of the System Counter (CNT) in register "D (0-511)". If executed again (no instruction in between previous execution) store the top 32 Bits of the System Counter in register "D (0-511)". If a roll over occurs between accesses TOP-1 is stored.
000011 ZCR 1 CCCC DDDDDDDDD 000001100	SUBCNT	D	Subtracts the system count value when the GETCNT instruction was last executed from the current system count value. Results are stored in the register referenced by "D (0-511)".
000011 ZC0 1 CCCC DDDDDDDDD 000001101	PASSCNT	D	(loops if (cnt[31:0] - D) msb set) jumps to itself if some amount of time has not passed, use instead of WAITCNT

Each COG additionally has a single cycle 24-bit hardware multiplier capable of unsigned and signed multiplications.

The multiplication also adds into a 64-bit register for MAC ops.

Table 9: 'Multiply and Accumulate Instructions

Machine Code	Mnemonic	Operand	Operation
000100 100 I CCCC DDDDDDDDD SSSSSSSSS	MACA	D,S#n	Multiply unsigned register "D (0-511)" and unsigned register "S (0-511)" or an immediate value n(0-511) and add to the 64-bit accumulator A.
000100 110 I CCCC DDDDDDDDD SSSSSSSSS	MACB	D,S#n	Multiply unsigned register "D (0-511)" and unsigned register "S (0-511)" or an immediate value n(0-511) and add to the 64-bit accumulator B.
000100 ZC1 I CCCC DDDDDDDDD SSSSSSSSS	MUL	D,S#n	Multiply unsigned register "D (0-511)" and unsigned register "S (0-511)" or an immediate value n(0-511) and store in register D . (waits one clock)
000101 ZC1 I CCCC DDDDDDDDD SSSSSSSSS	SCL	D,S#n	Scale the result of the multiplication of two 24 bit numbers (D,S) to fit into the 32 bit destination register specified by "D (0-512)". (waits one clock)
000011 zcr 1 cccc 00000001 00001000	CLRACCA		Zero Multiply Accumulator A (ACCA).
000011 zcr 1 cccc 00000010 00001000	CLRACCB		Zero Multiply Accumulator B (ACCB).
000011 zcr 1 cccc 00000011 00001000	CLRACCS		Zero both multiply accumulators (accumulator A and B).
000011 ZCR 1 CCCC DDDDDDDDD 00001110	GETACCA	D	(gets ACCA[31:0], then ACCA[63:32], waits for mac) Store the bottom 32 Bits of the A accumulator in register "D (0-511)". If executed again (no instruction in between previous execution) store the top 32 Bits of the A accumulator in register "D (0-511)".
000011 ZCR 1 CCCC DDDDDDDDD 00001111	GETACCB	D	(gets ACCB[31:0], then ACCB[63:32], waits for mac) Store the bottom 32 Bits of the A accumulator in register "D (0-511)". If executed again (no instruction in between previous execution) store the top 32 Bits of the B accumulator in register "D (0-511)".
000101 010 I CCCC DDDDDDDDD SSSSSSSSS	QSINCOS D,S		???????????
000101 100 I CCCC DDDDDDDDD SSSSSSSSS	QARTAN D,S		???????????
000101 110 I CCCC DDDDDDDDD SSSSSSSSS	QROTATE D,S		???????????
000100 000 I CCCC DDDDDDDDD SSSSSSSSS	SETACCA	D,S#n	Sets the high and low values of the 64 bit accumulator A. The value contained in register "D (0-511)" sets the low long

000100 010 I CCCC DDDDDDDDD SSSSSSSSS	SETACCB	D,S#n	while the value contained in "S (0-512)" sets the high long. Sets the high and low values of the 64 bit accumulator B. The value contained in register "D (0-511)" sets the low long while the value contained in "S (0-512)" sets the high long.
000011 ZCR 1 CCCC 000000101 000001000	FITACCA		Shifts accumulator A's high long right into the low long so that the high long is MSB justified (discarding the low bits). Accumulator A's high long is then replaced with the number of bit places required to MSB justify Accumulator A's original value.(waits for mac)
000011 ZCR 1 CCCC 000000110 000001000	FITACCB		Shifts accumulator B's high long right into the low long so that the high long is MSB justified (discarding the low bits). Accumulator B's high long is then replaced with the number of bit places required to MSB justify Accumulator B's original value. (waits for mac)
000011 ZCR 1 CCCC 000000111 000001000	FITACCS		Similar operation to FITACCA/FITACCB . Examines both accumulator A and B and right shifts both accumulators so that the greater value of the two accumulators is MSB justified. The number of bits shifted is written to both accumulator's high long. ' This has the effect of scaling both accumulators equally. (waits for mac)

Miscellaneous Instructions:

Each cog additionally features a number of new instructions to make many common operations much easier to perform than before. Most of the new instructions are in the extended instruction set while a few of the new instruction are in the original set.

Table 10: 'Extended Miscellaneous Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCR 1 CCCC DDDDDDDDD 000100011	DECOD5	D	Overwrite register "D (0-511)" with decoded D[4:0] repeated 1 time. (e.g. \$00000001 << D[4:0]) DECOD5 decodes the 5 LSB's.
000011 ZCR 1 CCCC DDDDDDDDD 000100010	DECOD4	D	Overwrite register "D (0-511)" with decoded D[3:0] repeated 2 times. (e.g. \$00010001 << D[3:0]) DECOD4 decodes the 4 LSB's, replicating the result twice to fill 32 bits.
000011 ZCR 1 CCCC DDDDDDDDD 000100001	DECOD3	D	Overwrite register "D (0-511)" with decoded

000011	ZCR	1	CCCC	DDDDDDDDDD	000100000		DECOD2		D		D[2:0] repeated 4 times. (e.g. \$01010101 << D[2:0]) DECOD3 decodes the 3 LSB's, replicating the result four times to fill 32 bits.
000011	ZCR	1	CCCC	DDDDDDDDDD	000100100		BLMASK		D		Overwrite register "D (0-511)" with decoded D[1:0] repeated 8 times. (e.g. \$11111111 << D[1:0]) DECOD2 decodes the 2 LSB's, replicating the result eight times to fill 32 bits.
000011	ZCR	1	CCCC	DDDDDDDDDD	000100101		NOT		D		Overwrite register "D (0-511)" with the bitwise inverted register "D (0-511)".
000011	ZCR	1	CCCC	DDDDDDDDDD	000100110		ONECNT		D		Overwrite register "D (0-511)" with the count of ones in register D (waits one clock)
000011	ZCR	1	CCCC	DDDDDDDDDD	000100111		ZERCNT		D		Overwrite register "D (0-511)" with the count of zeros in register D (waits one clock)
000011	ZCR	1	CCCC	DDDDDDDDDD	000101000		INCPAT		D		Overwrite register "D (0-511)" with the next bit pattern that keeps the number of ones and zeros the same in register D. (waits three clocks)
000011	ZCR	1	CCCC	DDDDDDDDDD	000101001		DECPAT		D		Overwrite register "D (0-511)" with the previous bit pattern that keeps the number of ones and zeros the same in register D. (waits three clocks)
000011	ZCR	1	CCCC	DDDDDDDDDD	000101010		BINGRY		D		Overwrite the binary pattern in register "D (0-511)" with its gray code pattern.
000011	ZCR	1	CCCC	DDDDDDDDDD	000101011		GRYBIN		D		Overwrite the grey code pattern in register "D (0-511)" with its binary pattern. (waits one clock)
000011	ZCR	1	CCCC	DDDDDDDDDD	000101100		MERGEW		D		Merge the high word and the low word of register "D (0-511)" into each other and overwrite register D with the new value. Bits of the low word occupy bit spaces 0, 2, 4, etc. Bits of the high word occupy bit spaces 1, 3, 5, etc. (Interleave)
000011	ZCR	1	CCCC	DDDDDDDDDD	000101101		SPLITW		D		Split the bits of register "D (0-511)" into a high word and low word and overwrite register D with the new value. Bits of the low word come from bit spaces 0, 2, 4, etc. Bits of the high word come from bit spaces 1, 3, 5, etc. (De-interleave)
000011	ZCR	1	CCCC	DDDDDDDDDD	000101110		SEUSSF		D		Overwrite register "D (0-511)" with a pseudo random bit pattern seeded from the value in register D. After 32 forward iterations, the original bit pattern is returned.

000011 ZCR 1 CCCC DDDDDDDDD 000101111	SEUSSR	D	Overwrite register "D (0-511)" with a pseudo random bit pattern seeded from the
			value in register D. After 32 reversed iterations, the original bit pattern is returned.
000011 ZCR 1 CCCC DDDDDDDDD 1000bbbb	ISOB	D.b	Isolate bit "b (0-31)" of register "D (0-511)."
000011 ZCR 1 CCCC DDDDDDDDD 1001bbbb	NOTB	D.b	Invert bit "b (0-31)" of register "D (0-511)."
000011 ZCR 1 CCCC DDDDDDDDD 1010bbbb	CLRB	D.b	Clear bit "b (0-31)" of register "D (0-511)."
000011 ZCR 1 CCCC DDDDDDDDD 1011bbbb	SETB	D.b	Set bit "b (0-31)" of register "D (0-511)."
000011 ZCR 1 CCCC DDDDDDDDD 1100bbbb	SETBC	D.b	Set bit "b (0-31)" of register "D (0-511) to C."
000011 ZCR 1 CCCC DDDDDDDDD 1101bbbb	SETBNC	D.b	Set bit "b (0-31)" of register "D (0-511) to NC."
000011 ZCR 1 CCCC DDDDDDDDD 1110bbbb	SETBZ	D.b	Set bit "b (0-31)" of register "D (0-511) to Z."
000011 ZCR 1 CCCC DDDDDDDDD 1111bbbb	SETBNZ	D.b	Set bit "b (0-31)" of register "D (0-511) to NZ."

Table 11: 'Extended Miscellaneous Flag Manipulation Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCR 1 CCCC DDDDDDDDD 000001010	PUSHZC	D	Push the Z and C flags into D[1:0] and pop D[31:30] into Z and C through WZ and WC .
000011 ZCR 1 CCCC DDDDDDDDD 000001011	POPZC	D	Pop D[1:0] into the Z and C flags and push D[31:30] into Z and C through WZ and WC .
000011 ZCN 1 CCCC nnnnnnnnn 010100001	SETZC	D/#n	Set the Z and C flags with D[1:0] through WZ and WC effects. (d[1:0] into z/c via wz/wc)

Table 12: 'Extended Miscellaneous Flow Control Instructions

Machine Code	Mnemonic	Operand	Operation
000011 Z00 1 CCCC 111111111 001iiiiii	REPD	#i	execute 1..64 inst's infintely 1
000011 Z00 1 CCCC nnnnnnnnn 001iiiiii	REPD	D,i	execute 1..64 inst's D+1 times 'The pipeline causes a delay of three instructions before the repeated set of instructions begins to execute
000011 Z01 1 CCCC nnnnnnnnn 001iiiiii	REPD	#n,i	Delayed repeat of the following "i (0-31)" instructions the value in register "D(0-511)" or "n(0-511)" times. 'The pipeline causes a delay of three instructions before the repeated set of instructions begins to execute
000011 n11 1 nnnn nnnnnnnnn 001iiiiii	REPS	#n,i	Repeat of the following "i (0-31)" instructions the value in register "n(0-511)" times.

000011 ZCN 1 CCCC nnnnnnnnn 010100000	NOPX	D/#n	Repeat the NOP instruction the value in register "D(0-511)" or "n(0-511)" times. (Time delay)
000011 ZCN 1 CCCC DDDnnnnnn 011101011	SETSKIP	D/#n	Executes up to the next 32 instructions as NOPs described by the set bit pattern of a register "D(0-511)" or literal "N(0-63)".

I'm going to try to write the documentation for this right now and post it in an hour, or so.

As of now, Pnut.EXE doesn't support the 'REPD #i' syntax for infinite repeat, so you must type 'REPD \$1FF,#i'.

There are two **repeat** instructions:

REPS #loops,#ins - executes early in the pipeline, uses a 14-bit constant, needs only one spacer instruction
REPD D,#ins - executes late in the pipeline, uses D or a 9-bit constant, needs three spacer instructions,
 if D is \$1FF then infinite **repeat**

If **REPS** is used by a **task** that has at least one other **task(s)** between its own time slots, no spacers are needed.

If **REPD** is used by a **task** that has at least three other **task(s)** between its own time slots, no spacers are needed.

For infinite **repeat**, you must do **REPD \$1FF,#x**. When the hardware sees register address \$1FF, that means infinite.

When a **D** register is given in **REPD**, the number of repeats will be 0 if **D=0**, which still means the **code** executes ONCE.

If **D=1**, it will **repeat** once, making TWO executions of the **looped** code.

In all cases of **REPS/REPD**, all values (constants and register contents) are such that 0 means 1, on upwards.

If you put % 00000 in the instructions-to-repeat field, it means 1. % 111111 means 64.

Same deal with the **loop** counts: 0 means 1 (because of the initial fall-through),

while \$FFFF_FFFF would mean \$ 1_0000_0000 block executions.

Code:

Fast loading from **HUB** to **COG ram** can be done with just a few instructions:

Load 64 longs from **HUB memory** (@PTR) into **COG-\$100**

```
REPS    #64,#1
SETINDA # $100
RDLONGC INDA++,PTR++
```

This way, you can load as much or as little as you please, to wherever in the **COG** you'd like.

' Then, you can jump to it.

Table 13: Miscellaneous Instructions

Machine Code	D	S	Mnemonic	Operand	Operation
000000 000 0 0000 000000000 000000000			NOP		Effective NO Operation PC+1
111010 001 1 1111 000000000 000000000			RET		Like JMP , but assembler handles details
000111 001 1 1111 DDDDDDDDD SSSSSSSSS			CALL	#S	Like JMPRET , but assembler handles details
000111 000 I 1111 000000000 SSSSSSSSS			JMP	S	Set PC to S[8..0]
000111 ZCR I CCCC DDDDDDDDD SSSSSSSSS			JMPRET	D,S	Jump to address with intention to "return" to another address.
000110 ZCR I CCCC DDDDDDDDD SSSSSSSSS			ENC	D,S	Store encoded S in D .
001000 ZCR I CCCC DDDDDDDDD SSSSSSSSS			ROR	D,S	Rotate value right by specified number of bits.
001001 ZCR I CCCC DDDDDDDDD SSSSSSSSS			ROL	D,S	Rotate value left by specified number of bits.
001010 ZCR I CCCC DDDDDDDDD SSSSSSSSS			SHR	D,S	Shift value right by specified number of bits.
001011 ZCR I CCCC DDDDDDDDD SSSSSSSSS			SHL	D,S	Shift value left by specified number of bits.
001100 ZCR I CCCC DDDDDDDDD SSSSSSSSS			RCR	D,S	Rotate C right into value by specified number of bits.
001101 ZCR I CCCC DDDDDDDDD SSSSSSSSS			RCL	D,S	Rotate C left into value by specified number of bits.
001110 ZCR I CCCC DDDDDDDDD SSSSSSSSS			SAR	D,S	Shift value arithmetically right by specified number of bits.
001111 ZCR I CCCC DDDDDDDDD SSSSSSSSS			REV	D,S	Reverse LSBs of value and zero-extend.
010000 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MINS	D,S	Limit minimum of signed value to another signed value.
010001 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MAXS	D,S	Limit maximum of signed value to another signed value.
010010 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MIN	D,S	Limit minimum of unsigned value to another unsigned value.
010011 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MAX	D,S	Limit maximum of unsigned value to another unsigned value.
010100 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MOVS	D,S	Set register's source field to a value.
010101 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MOVD	D,S	Set register's destination field to a value.
010110 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MOVI	D,S	Set register's instruction field to a value.
010111 ZCR I CCCC DDDDDDDDD SSSSSSSSS			JMPRETD	D,S	Jump to address with intention to "return" to another address. Do not flush pipeline before jump - must be executed two instructions before intended jump space
011000 ZCR I CCCC DDDDDDDDD SSSSSSSSS			AND	D,S	Bitwise AND values.
011001 ZCR I CCCC DDDDDDDDD SSSSSSSSS			ANDN	D,S	Bitwise AND value with NOT of another.
011010 ZCR I CCCC DDDDDDDDD SSSSSSSSS			OR	D,S	Bitwise OR values.
011011 ZCR I CCCC DDDDDDDDD SSSSSSSSS			XOR	D,S	Bitwise XOR values.
011100 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MUXC	D,S	Set discrete bits of value to state of C .
011101 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MUXNC	D,S	Set discrete bits of value to state of !C .
011110 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MUXZ	D,S	Set discrete bits of value to state of Z .
011111 ZCR I CCCC DDDDDDDDD SSSSSSSSS			MUXNZ	D,S	Set discrete bits of value to state of !Z .

100000	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		ADD		D,S		Add unsigned values.
100001	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUB		D,S		Subtract unsigned values.
100010	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		ADDABS		D,S		Add absolute value to another value.
100011	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUBABS		D,S		Subtract absolute value from another value.
100100	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUMC		D,S		Sum signed value with another whose sign is inverted based on C.
100101	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUMNC		D,S		Sum signed value with another whose sign is inverted based on !C.
100110	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUMZ		D,S		Sum signed value with another whose sign is inverted based on Z.
100111	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUMNZ		D,S		Sum signed value with another whose sign is inverted based on !Z.
101000	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		MOV		D,S		Set register to a value.
101001	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		NEG		D,S		Get negative of a number.
101010	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		ABS		D,S		Get absolute value of a number
101011	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		ABSNEG		D,S		Get the negative of a number's absolute value.
101100	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		NEGC		D,S		Get value, or its additive inverse, based on C.
101101	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		NEGNC		D,S		Get value, or its additive inverse, based on !C.
101110	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		NEGZ		D,S		Get value, or its additive inverse, based on Z.
101111	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		NEGNZ		D,S		Get value, or its additive inverse, based on !Z.
110000	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		CMPS		D,S		Compare signed values.
110001	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		CMPSX		D,S		Compare signed values plus C.
110010	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		ADDX		D,S		Add unsigned values plus C.
110011	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUBX		D,S		Subtract unsigned value plus C from another unsigned value.
110100	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		ADDS		D,S		Add signed values.
110101	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUBS		D,S		Subtract signed values
110110	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		ADDSX		D,S		Add signed values plus C.
110111	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUBSX		D,S		Subtract signed value plus C from another signed value.

Just to clarify, R must be **1** for these instructions **SUBR**, **CMPSUB**, **INCMOD** and **DECMOD** ? (if **0** they do **not** decode correctly)

R may be **0**, but then the result won't get stored. These are **all** set up as R=1 by default, but you could do an **"nr"**
'after the operands to stop D from being written.

111000	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		SUBR		D,S		Subtract D from S and store in D. (is subtract reverse: D = S - D, while normal SUB is D = D - S Ariba)
111001	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		CMPSUB		D,S		Compare unsigned values, subtract second if it is lesser or equal.
111010	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		INCMOD		D,S#n		Increment D between 0 and S. Wraps around to 0 when above S
111011	ZCR	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		DECMOD		D,S		Decrement D between S and 0. Wraps around to S when below 0.

111100	00R	I	CCCC	DDDDDDDDDD	SSSSSSSSSS		IJZ		D,S		Increment D and jump to S if D is zero.
--------	-----	---	------	------------	------------	--	-----	--	-----	--	---

111100	01R	I	CCCC	DDDDDDDD	SSSSSSSS	IJZD	D,S	Increment D and jump to S if D is zero. Do not flush pipeline before jump - must be executed two instructions before intended jump space
111100	10R	I	CCCC	DDDDDDDD	SSSSSSSS	IJNZ	D,S	Increment D and jump to S if D is not zero.
111100	11R	I	CCCC	DDDDDDDD	SSSSSSSS	IJNZD	D,S	Increment D and jump to S if D is not zero. Do not flush pipeline before jump - must be executed two instructions before intended jump space.
111101	00R	I	CCCC	DDDDDDDD	SSSSSSSS	DJZ	D,S	Decrement D and jump to S if D is zero.
111101	01R	I	CCCC	DDDDDDDD	SSSSSSSS	DJZD	D,S	Decrement D and jump to S if D is zero. Do not flush pipeline before jump - must be executed two instructions before intended jump space.
111101	10R	I	CCCC	DDDDDDDD	SSSSSSSS	DJNZ	D,S	Decrement D and jump to S if D is not zero. DJNZ D,#\$ loops until done, use instead of NOP D/#n
111101	11R	I	CCCC	DDDDDDDD	SSSSSSSS	DJNZD	D,S	Decrement D and jump to S if D is not zero. Do not flush pipeline before jump - must be executed two instructions before intended jump space.
111110	000	I	CCCC	DDDDDDDD	SSSSSSSS	TJZ	D,S	Test value and jump to address if zero.
111110	010	I	CCCC	DDDDDDDD	SSSSSSSS	TJZD	D,S	Test value and jump to address if zero. Do not flush pipeline before jump - must be executed two instructions before intended jump space.
111110	100	I	CCCC	DDDDDDDD	SSSSSSSS	TJNZ	D,S	Test value and jump to address if not zero.
111110	110	I	CCCC	DDDDDDDD	SSSSSSSS	TJNZD	D,S	Test value and jump to address if not zero. Do not flush pipeline before jump - must be executed two instructions before intended jump space.
111110	001	I	CCCC	DDDDDDDD	SSSSSSSS	JP	D,S	jumps based on pin states, use instead of WAITPEQ/WAITPNE
111110	011	I	CCCC	DDDDDDDD	SSSSSSSS	JPD	D,S	jumps based on pin states, (if Pin D <> 0 jump to S / # S Ariba)
111110	101	I	CCCC	DDDDDDDD	SSSSSSSS	JNP	D,S	jumps based on pin states, (if Pin D == 0 jump to S / # S Ariba)
111110	111	I	CCCC	DDDDDDDD	SSSSSSSS	JNPD	D,S	jumps based on pin states,
111000	000	I	BBAA	DDDDDDDD	SSSSSSSS	SETINDA	D,S	Setup indirection register address A bottom range and top range where D is the top of the range and S is the bottom range. The indirection register will allow access to COG registers in this range.
111000	000	I	BBAA	DDDDDDDD	SSSSSSSS	SETINDB	D,S	Setup indirection register address B bottom range and top range where D is the top of the range and S is the bottom range. The indirection register will allow access to cog registers in this range.
111011	000	I	CCCC	DDDDDDDD	SSSSSSSS	WAITVID	D,S	Wait to pass pixels to the video generator. (waits for vid)

Table 15: 'Port Access Instructions

Machine Code	Mnemonic	Operand	Operation
000011 zcn 1 cccc ddnndddd 011100100	SETPORA	D/#n	Assign PORTA to physical I/O ports (0-2) or internal I/O port 3 given register "D (0-511)" or number "n (0-3)".
000011 zcn 1 cccc ddnndddd 011100101	SETPORB	D/#n	Assign PORTB to physical I/O ports (0-2) or internal I/O port 3 given register "D (0-511)" or number "n (0-3)".
000011 zcn 1 cccc ddnndddd 011100110	SETPORC	D/#n	Assign PORTC to physical I/O ports (0-2) or internal I/O port 3 given register "D (0-511)" or number "n (0-3)".
000011 zcn 1 cccc ddnndddd 011100111	SETPORD	D/#n	Assign PORTD to physical I/O ports (0-2) or internal I/O port 3 given register "D (0-511)" or number "n (0-3)".

Table 16: 'Pin State Access Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCN 1 CCCC DDnnnnnnn 011010110	GETP	D/#n	Get pin number given by register "D (0-511)" or "n (0-127)" into !Z or C flags. (pin into !z/c via wz/wc) (pin into !z/c via wz/wc)
000011 ZCN 1 CCCC DDnnnnnnn 011010111	GETNP	D/#n	Get pin number given by register "D (0-511)" or "n (0-127)" into Z or !C flags. (pin into z/!c via wz/wc) (pin into z/!c via wz/wc)
000011 ZCN 1 CCCC DDnnnnnnn 011011000	OFFP	D/#n	clears both the DIR bit and PIN bit for the pin (input with output bit low)
000011 ZCN 1 CCCC DDnnnnnnn 011011001	NOTP	D/#n	Invert pin number given by the value in register "D (0-511)" or "n (0-127)". OUT
000011 ZCN 1 CCCC DDnnnnnnn 011011010	CLRP	D/#n	Clear pin number given by the value in register "D (0-511)" or "n (0-127)". OUT
000011 ZCN 1 CCCC DDnnnnnnn 011011011	SETP	D/#n	Set pin number given by the value in register "D (0-511)" or "n (0-127)". OUT
000011 ZCN 1 CCCC DDnnnnnnn 011011100	SETPC	D/#n	Set pin number given by the value in register "D (0-511)" or "n (0-127)" to C.
000011 ZCN 1 CCCC DDnnnnnnn 011011101	SETPNC	D/#n	Set pin number given by the value in register "D (0-511)" or "n (0-127)" to !C

000011 ZCN 1 CCCC DDnnnnnnn 011011110		SETPZ		D/#n		Set pin number given by the value in register " D (0-511) " or " n (0-127) " to !Z.
000011 ZCN 1 CCCC DDnnnnnnn 011011111		SETPNZ		D/#n		Set pin number given by the value in register " D (0-511) " or " n (0-127) " Z.

Chip:

OFFP D/#n - clears both the **DIR bit** and **PIN bit** for the pin (input with output **bit low**)

GETP and **GETNP** do **not** affect the **DIR** bit. They only **read** the input, regardless of its **DIR** state. **In other words,** **if** a pin is outputting a **low**, but is externally being forced **high**, you will **read** the **high** state.

(Ariba:) ? ? ?

If you use one of the pin output instructions (**SETP**, **CLRP**, **NOTP** ...) the direction is automatically set to output, you don't **need to set DIRx first**.

So: Yes there is another way beside setting **DIRx**.

External RAM

Each **cog** now features the ability, with the help of the I/O pins, to quickly stream parallel data **in or out** of the I/O pins aligned to a clock source. Data is streamed to/from the **CLUT** or **WRQUAD** overlay.

From there it can be quickly feed to the video generator **or** to the internal **HUB** RAM.

XFR feeds data **16 Bits** or **32 Bits** at a time **at** the system clock speed.

Table 17: 'External RAM Instruction

Machine Code	Mnemonic	Operand	Operation
000011 ZCN 1 CCCC DDDnnnnnnn 011101001	SETXFR	D/#n	Setup the direction of the data stream, the source and destination of the data stream, and the size of the data stream given D or " n (0-63) ".

Chip-To-Chip Communication

Each **cog** now also features **high-speed** serial transfer **and** receive hardware **for** chip-to-chip communication.

The hardware requires three I/O pins (**SO**, **SI**, **CLK**).

Table 18: 'Chip-To-Chip Communication Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZC0 1 CCCC DDDDDDDDD 000001001	SNDSER	D	(waits for tx if !wc) Sends a long (D) out of the special chip-to-chip serial port. Blocks until the long is sent. Use C flag to avoid blocking.
000011 ZC1 1 CCCC DDDDDDDDD 000001001	RCVSER	D	(waits for rx if !wc) Receives a long (D) in from the special chip-to-chip serial port. Blocks until the long is received. Use C flag to avoid blocking.
000011 ZCN 1 CCCC DDDDDDDDD 011101010	SETSER	D/#n	Sets up the serial port I/O pins to use for SO, SI, and CLK given D or "n (0-63)".

Cog Memory 'Remapping

Cogs now have the ability to remap their internal memory to help facilitate context switching between register banks. Instead of having to save a bunch of internal register to switch running programs all references to a set of register can be changed instantaneously.

Table 19: Cog Memory 'Remapping Instruction

Machine Code	Mnemonic	Operand	Operation
000011 ZCN 1 CCCC DDDnnnnnn 011100001	SETMAP	D/#n	Remap one cog register space to another COG register space given D or n.

Cog-To-Cog 'Communication

Cogs now have the ability to communicate directly to each other using the internal I/O Port D, which connects each cog to every other cog.

Table 20: Cog-To-Cog 'Communication Instruction

Machine Code	Mnemonic	Operand	Operation
000011 ZCN 1 CCCC nnnnnnnnn 011101000	SETXCH	D/#n	Reconfigure Port D I/O masks given D or n to select which COG's to listen to.

'Pin Modes

Each I/O pin is now capable of setting itself into many different modes to more easily interface with the analog world. By default, each I/O starts up in the basic robust digital I/O state. However, once configured the I/O pin can be used for external RAM memory transfer, as an ADC, as a DAC, a Schmitt trigger, or a comparator, etc.

See Figure 2 for a table of pin modes and their associated properties.

Table 21: 'Pin Mode Access Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCN 1 CCCC DDnnDDDD 011100011	SETPORT	D/#n	Assign which port the CFGPINS instruction will configure given register "D (0-511)" or number "n (0-3)".
111010 000 I CCCC DDDDDDDDD SSSSSSSSS	CFGPINS	D/#n	Setup pins masked by register "D (0-511)" to register "S (0-511)". The pin configuration modes are below. (waits for alt)

NOTE: PinA is the pin being set. PinB is its neighbor (All I/O pins have a cross coupled neighbor).

Input is the Boolean statement for what the pin returns when read. Output is the statement for what the pins outputs when it is an output (Some modes output their input to make feedback relaxation oscillators, etc). Each pin's high and low drivers can be configured to work in many different modes. Pins can also re-clock data sent to them locally to remove jitter in data. Every pin is setup by a 13-bit configuration value.

Figure 2: 'Pin Modes:

Code:	Mode	Input	PinA Out	PinB	Compare
0000 CIOHHHLLL	General I/O	PinA Logic	OUT	-	-
0001 CIOHHHLLL	DIR=0	PinA Logic	Input	-	-
0010 CIOHHHLLL	Float	PinA Logic	Input	-	-
0011 CIOHHHLLL	C OUT/IN DIR=1	PinA Logic	Input	1M PinA	-
0100 CIOHHHLLL	0 Live HHH	PinA Schmitt	OUT	-	-
0101 CIOHHHLLL	1 Clocked LLL Drive	PinA Schmitt	Input	-	-
0110 CIOHHHLLL	000 Fast	PinA Schmitt	Input	-	-
0111 CIOHHHLLL	I IN 001 Slow	PinA Schmitt	Input	1M PinA	-
1000 CIOHHHLLL	0 True 010 1500R	PinA > VIO/2	OUT	-	Fast
1001 CIOHHHLLL	1 Inverted 011 10k	PinA > VIO/2	Input	-	Fast
1010 CIOHHHLLL	100 100k	PinA > VIO/2	Input	-	Fast
1011 CIOHHHLLL	0 Output 101 100uA	PinA > VIO/2	Input	1M PinA	Fast
1100 CIOHHHLLL	0 True 110 10uA	PinA > PinB	OUT	-	Precise
1101 CIOHHHLLL	1 Invert 111 Float	PinA > PinB	Input	-	Precise
1110 CIOHHHLLL		PinA > PinB	Input	1M PinA	Precise

1111 0LLLLLLLL	Compare Level	PinA > VIO/256*L	-	-	Precise
1111 1000xxxxx	ADC Diff, 100k	PinA > VIO/2 10k	10k VIO/2	10k VIO/2	Fast
1111 10010xxxx	ADC Precise, DIR/OUT=Cal	ADC	-	-	Fast
1111 10011xxxx	ADC Fast, DIR/OUT=Cal	ADC	-	-	Fast
1111 101VxxCCC	DAC 75R, V=Video, C,COG	1	-	-	-
1111 110HHHLLL	SDRAM Data I/O	PinA Logic	-	-	-
1111 111HHHLLL	SDRAM Clock Out	1	-	-	-

Video Generator

Each **COG** has a video generator capable of generating composite, component, **s-video**, and VGA video. The video generator is fed pixel data through the **waitvid** instruction and uses the pixel data to look up colors to output from the CLUT. The video generator understands R.G.B.A.X color grouping and can handle RGB565/555/444/etc formatted data.

Table 22: 'Video Generator Access Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCN 1 CCCC nnnnnnnnn 011101100	SETVID	D/#n	Setup the video generator according to D or n to output video from the CLUT .
000011 ZCN 1 CCCC nnnnnnnnn 011101101	SETVIDY	D/#n	'Setup the video generator color matrix transform term Y according to D or n .
000011 ZCN 1 CCCC nnnnnnnnn 011101110	SETVIDI	D/#n	'Setup the video generator color matrix transform term I according to D or n .
000011 ZCN 1 CCCC nnnnnnnnn 011101111	SETVIDQ	D/#n	'Setup the video generator color matrix transform term Q according to D or n .

DAC Hardware

Each **cog** has **four** DACs capable of **SIN/COS** wave output, saw tooth wave output, triangle wave output, and square wave output. Additionally, the video generator, when operational, will use the **four** DACs to produce video output. Please refer to the information below.

- ? CFGDAC - 00 = 9-bit level with 9-bit dither.
- ? CFGDAC - 01 = 9-bit level from counter with 9-bit dither from counter.
 - o DAC0 = CTRASIN, DAC1 = CTRACOS, DAC2 = CTRBSIN, DAC3 = CTRBCOS
- ? CFGDAC - 10 = 9-bit level from counter with 9-bit dither from counter.
 - o DAC0/2 = CTRASIN + CTRBSIN, DAC1.3 = CTRACOS + CTRBCOS
- ? CFGDAC - 11 = Video generator controlled.
 - o DAC0 = SYNC, DAC1 = Q/B, DAC2 = I/G, DAC3 = Y/R

Table 23: DAC Hardware Access Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCN 1 CCCC DDDDDDDnn 011001100	CFGDAC0	D/#n	Configure DAC0 to D or n . See above.
000011 ZCN 1 CCCC DDDDDDDnn 011001101	CFGDAC1	D/#n	Configure DAC1 to D or n . See above.
000011 ZCN 1 CCCC DDDDDDDnn 011001110	CFGDAC2	D/#n	Configure DAC2 to D or n . See above.
000011 ZCN 1 CCCC DDDDDDDnn 011001111	CFGDAC3	D/#n	Configure DAC3 to D or n . See above.
000011 ZCN 1 CCCC nnnnnnnnn 011010000	SETDAC0	D/#n	Set DAC0 to top 18 bits of D/n .
000011 ZCN 1 CCCC nnnnnnnnn 011010001	SETDAC1	D/#n	Set DAC1 to top 18 bits of D/n .
000011 ZCN 1 CCCC nnnnnnnnn 011010010	SETDAC2	D/#n	Set DAC2 to top 18 bits of D/n .
000011 ZCN 1 CCCC nnnnnnnnn 011010011	SETDAC3	D/#n	Set DAC3 to top 18 bits of D/n .
000011 ZCN 1 CCCC Dnnnnnnnn 011010100	CFGDACS	D/#n	Configure DACs to D or n . See above.
000011 ZCN 1 CCCC nnnnnnnnn 011010101	SETDACS	D/#n	Set DACs to top 18 bits of D/n .

'Texture Mapping

Each cog has texture mapping hardware to assist the video generator with displaying textures and performing color blending on screen.

Table 24: 'Texture Mapping Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCR 1 CCCC DDDDDDDDD 000010100	GETPIX	D	Store texture pointer address in D (waits two clocks)
000011 ZCN 1 CCCC nnnnnnnnn 010111000	SETPIX	D/#n	Set texture size and address to D/n
000011 ZCN 1 CCCC nnnnnnnnn 010111001	SETPIXU	D/#n	Set texture pointer x address to D/n
000011 ZCN 1 CCCC nnnnnnnnn 010111010	SETPIXV	D/#n	Set texture pointer y address to D/n
000011 ZCN 1 CCCC nnnnnnnnn 010111011	SETPIXZ	D/#n	Set texture pointer z address to D/n
000011 ZCN 1 CCCC nnnnnnnnn 010111101	SETPIXR	D/#n	Set texture pointer R blending to D/n
000011 ZCN 1 CCCC nnnnnnnnn 010111110	SETPIXG	D/#n	Set texture pointer G blending to D/n

```
000011 ZCN 1 CCCC nnnnnnnnn 010111111 | SETPIXB | D/#n | Set texture pointer B blending to D/n
000011 ZCN 1 CCCC nnnnnnnnn 010111100 | SETPIXA | D/#n | Set texture pointer A blending to D/n
```

'Counter Modules

Each **cog** has two counter modules - **CTRA** and **CTRB**. Each counter module has a **FRQ**, **PHS**, **SIN**, and **COS** register.

The counter modules control the **SIN** and **COS** registers to track the phase and power of a signal. The **FRQ** and **PHS** registers work the same. Each counter module also has logic modes, which allow it to accumulate given different logic equations involving a selected pin A and pin B - see P8X32A. The counter modes now also feature quadrature encoder accumulation and automatic PWM generation.

Table 25: 'Counter Hardware Access Instructions

Machine Code	Mnemonic	Operand	Operation
000011 ZCR 1 CCCC DDDDDDDDD 000111000	GETPHSA	D	Store PHS in D (GETPHSA wc,nr = POLCTRA wc)
000011 ZCR 1 CCCC DDDDDDDDD 000111001	GETPHZA	D	Store PHS in D and zero PHS (clears phsa)
000011 ZCR 1 CCCC DDDDDDDDD 000111010	GETCOSA	D	Store COS in D
000011 ZCR 1 CCCC DDDDDDDDD 000111011	GETSINA	D	Store SIN in D
000011 ZCR 1 CCCC DDDDDDDDD 000111100	GETPHSB	D	Store PHS in D (GETPHSB wc,nr = POLCTRB wc)
000011 ZCR 1 CCCC DDDDDDDDD 000111101	GETPHZB	D	Store PHS in D and zero PHS (clears phsb)
000011 ZCR 1 CCCC DDDDDDDDD 000111110	GETCOSB	D	Store COS in D
000011 ZCR 1 CCCC DDDDDDDDD 000111111	GETSINB	D	Store SIN in D
000011 ZCN 1 CCCC nnnnnnnnn 011110000	SETCTRA	D/#n	Set CTRA mode to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011110001	SETWAVA	D/#n	Set CTRA wave mode to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011110010	SETFRQA	D/#n	Set FRQA to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011110011	SETPHSA	D/#n	Set PHS to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011110100	ADDPHSA	D/#n	Add D/n to PHS
000011 ZCN 1 CCCC nnnnnnnnn 011110101	SUBPHSA	D/#n	Subtract D/n from PHS
000011 ZCN 1 CCCC nnnnnnnnn 011110110	SYNCTRA		Wait for PHS to overflow. (waits for ctra)
000011 ZCN 1 CCCC nnnnnnnnn 011110111	CAPCTRA		Remove current sum from PHS
000011 ZCN 1 CCCC nnnnnnnnn 011111000	SETCTRB	D/#n	Set CTRB mode to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011111001	SETWAVB	D/#n	Set CTRB wave mode to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011111010	SETFRQB	D/#n	Set FRQB to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011111011	SETPHSB	D/#n	Set PHS to D/n
000011 ZCN 1 CCCC nnnnnnnnn 011111100	ADDPHSB	D/#n	Add D/n to PHSB
000011 ZCN 1 CCCC nnnnnnnnn 011111101	SUBPHSB	D/#n	Subtract D/n from PHSB
000011 ZCN 1 CCCC nnnnnnnnn 011111110	SYNCTRB		Wait for PHSB to overflow. (waits for ctrb)
000011 ZCN 1 CCCC nnnnnnnnn 011111111	CAPCTRB		Remove current sum from PHSB

Table 26: 'Match Registers acces instructions

Machine Code	Mnemonic	Operand	Operation
000011 Z0N 1 CCCC nnnnnnnnn 011000000	SETMULU	D/#n	
000011 Z1N 1 CCCC nnnnnnnnn 011000000	SETMULA	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011000001	SETMULB	D/#n	
000011 Z0N 1 CCCC nnnnnnnnn 011000010	SETDIVU	D/#n	
000011 Z1N 1 CCCC nnnnnnnnn 011000010	SETDIVA	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011000011	SETDIVB	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011000100	SETSQRH	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011000101	SETSQRL	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011000110	SETQI	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011000111	SETQZ	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011001000	QLOG	D/#n	
000011 ZCN 1 CCCC nnnnnnnnn 011001001	QEXP	D/#n	

'Assembly Conditions

Condition	Instruction Executes	Condition	Instruction Executes
IF_ALWAYS	always	IF_NC_AND_Z	if C clear and Z set
IF_NEVER	never	IF_NC_AND_NZ	if C clear and Z clear
IF_E	if equal (Z)	IF_C_OR_Z	if C set or Z set
IF_NE	if not equal (!Z)	IF_C_OR_NZ	if C set or Z clear
IF_A	if above (!C & !Z)	IF_NC_OR_Z	if C clear or Z set
IF_B	if below (C)	IF_NC_OR_NZ	if C clear or Z clear
IF_AE	if above/equal (!C)	IF_Z_EQ_C	if Z equal to C
IF_BE	if below/equal (C Z)	IF_Z_NE_C	if Z not equal to C
IF_C	if C set	IF_Z_AND_C	if Z set and C set
IF_NC	if C clear	IF_Z_AND_NC	if Z set and C clear
IF_Z	if Z set	IF_NZ_AND_C	if Z clear and C set
IF_NZ	if Z clear	IF_NZ_AND_NC	if Z clear and C clear
IF_C_EQ_Z	if C equal to Z	IF_Z_OR_C	if Z set or C set
IF_C_NE_Z	if C not equal to Z	IF_Z_OR_NC	if Z set or C clear
IF_C_AND_Z	if C set and Z set	IF_NZ_OR_C	if Z clear or C set
IF_C_AND_NZ	if C set and Z clear	IF_NZ_OR_NC	if Z clear or C clear

CCCC	condition	(easier-to-read list)			
0000	never	1111	always	(default)	
0001	nc & nz	1100	if_c		if_b
0010	nc & z	0011	if_nc		if_ae
0011	nc	1010	if_z		if_e
0100	c & nz	0101	if_nz		if_ne
0101	nz	1000	if_c_and_z	if_z_and_c	
0110	c <> z	0100	if_c_and_nz	if_nz_and_c	
0111	nc nz	0010	if_nc_and_z	if_z_and_nc	
1000	c & z	0001	if_nc_and_nz	if_nz_and_nc	if_a
1001	c = z	1110	if_c_or_z	if_z_or_c	if_be
1010	z	1101	if_c_or_nz	if_nz_or_c	
1011	nc z	1011	if_nc_or_z	if_z_or_nc	
1100	c	0111	if_nc_or_nz	if_nz_or_nc	
1101	c nz	1001	if_c_eq_z	if_z_eq_c	
1110	c z	0110	if_c_ne_z	if_z_ne_c	
1111	always	0000	never		

Effects and Condition Codes

Every assembly instruction can conditionally update the **Z and/or C** flag with **WC and WZ** effects. Additionally, the result can conditionally be written using the **NR and WR** flags. In addition, instructions can be conditionally executed given the **Z and/or C** flag—see P8X32A.

'Assembly Operators:

Operator	Description
+	Add
+	Positive (+X) ; unary form of Add
-	Subtract
-	Negate (-X) ; unary form of Subtract
*	Multiply and return lower 32 bits (signed)
**	Multiply and return upper 32 bits (signed)
/	Divide (signed)
//	Modulus (signed)

```

#>      Limit minimum (signed)
<#      Limit maximum (signed)
^^      Square root; unary
||      Absolute value; unary
~>     Shift arithmetic right
|<     Bitwise: Decode value (0-31) into single-high-bit long; unary
>|     Bitwise: Encode long into value (0 - 32) as high-bit priority; unary
<<     Bitwise: Shift left
>>     Bitwise: Shift right
<-     Bitwise: Rotate left
->     Bitwise: Rotate right
><     Bitwise: Reverse
&      Bitwise: AND
|      Bitwise: OR
^      Bitwise: XOR
!      Bitwise: NOT; unary
AND   Boolean: AND (promotes non-0 to -1)
OR    Boolean: OR (promotes non-0 to -1)
NOT   Boolean: NOT (promotes non-0 to -1); unary
==     Boolean: Is equal
<>     Boolean: Is not equal
<      Boolean: Is less than (signed)
>      Boolean: Is greater than (signed)
=<     Boolean: Is equal or less (signed)
=>     Boolean: Is equal or greater (signed)
@      Symbol address; unary

```

'__NotePad++ config_____http://notepad-plus-plus.org/____'

'----- CPU INSTRUCTIONS -----'

```

reps setinda getptrb jmptask settask setptrb addspa
incmod setptrb djnz getptrb max clkset setcog coginit

```



```

cogid cogstop getp popbr setport decod5 cfgpins setdacs
rdbyte setbc wrbyte setspa popar cmpr chkspa subspace pushar
fixinda notb addptrb subr getcnt passcnt setpc getspb getspace
chkspb setspb subcnt pushb setctra getcosa jmp muxc waitcnt
wrlong rdlong rdbytec wrword rdword rdwordc rdlongc wrquad rdquad rdquadc
clrp waitpne waitpeq addptra rev subptra subptrb
cachex gettops setquad setquaz notp popb reta retb retad
retbd addspb subspb pushbr calla callb calld callad callbd getspd
movd locknew lockret lockset lockclr setinda setindb setinds
fixinda fixindb fixinds chkspd sndser rcvser getmull getmulh
getdivq getdivr getsqrt getqx getqy getqz polctra polctrb
polvid repd getpix jmpd retd waitvid synctra synctrb
rcfast rcslow pll xtal setmap mac maca macb scl enc jmpret
mins maxs min movi jmpret andn muxnc muxz muxnz addabs subabs
sumc sumnc sumz sumnz absneg negc negnc negz negnz cmpsx addx
subx adds subs addsx subsx cmpsub decmod ijz ijzd injz injzd
djz djzd djnz djzd tjz tjnz tjzd tjnz setpora setporb setporc setpord
getnp offp setpnc setpz setpnz setxfr setser setxch setvid
setvidy setvidi setvidq cfgdac0 cfgdac1 cfgdac2 cfgdac3
cfgdacs setdac0 setdac1 setdac2 setdac3 setpix setpixu setpixv
setpixz setpixr setpixg setpixb setpixa getphsa getphza getsina
getphsb getphzb getcosb getsinb setwava setfrqa setphsa addphsa
subphsa capctra setctrb setwavb setfrqb setphsb addphsb subphsb
capctrb setskip nopx setzc popzc pushzc setbnz setbz setbnc clrb
isob seussr seussf splitw mergew grybin bingry decpat incpat
zercnt onecnt blmask decod2 decod3 decod4 fitacca fitaccb fitaccs
setacca setaccb getacca getaccb clracca clraccb clraccs getlfsr
setf movf jpd jnpd qsincos qarctan qrotate setmulu setmula setmulb
setdivu setdiva setdivb setsqrh setsqrl setqi setqz qlong qexp fit cmpcnt b

```

'----- MATCH INSTRUCTIONS -----'

```

if_z if_be if_nc if_c if_nz wc wz wr nr if_always if_never
if_e if_ne if_a if_b if_ae if_c_eq_z if_c_ne_z if_c_and_z
if_c_and_nz if_nc_and_z if_nc_and_nz if_c_or_z if_c_or_nz
if_nc_or_z if_nc_or_nz if_z_eq_c if_z_ne_c if_z_and_c
if_z_and_nc if_nz_and_c if_nz_and_nc if_z_or_c if_z_or_nc
if_nz_or_c if_nz_or_nc cond nz nc

```

'----- REGISTER INSTRUCTIONS -----'

inda indb pina pinb pinc pind dira dirb dirc dird ptra ptrb
 spa spb spx cnt lfsr ctra ctrb frq phs sin cos mulll mullh
 dac0 dac1 dac2 dac3 ptr par ram pc0 pc1 pc2 pc3 d acca accb
 cordic vid pix xfr ser s dddddddd dnnnnnnnn dnnnnnnnn
 dddnnnnnn dddddddn ddnndddd nnnnnnnnn aaaaaaaaa bbbbbbbbb
 tttttttt iiiiitiii wdddssss ssssssss n__nnnn_nnnnnnnn
 cccc c z y x d.b zc1 zc0 zcn zcr z00 z01 z11 n11 nnnn phsa
 phsb frqa frqb sina sinb cosa cosb bbaa ptrx %w_dddd_ssss dd

'----- DIRECTIVE INSTRUCTIONS -----'

n code codeend question answer example bit dat con p8x32a
 mnemonic machine operand operation flags bytes words longs
 quads msb lsb examples

'----- DIRECTIVE OPERAND -----'

long res quad task single multi tasking tasks inter
 same read write xi xo index scale four

'----- EXT INSTRUCTIONS -----'

z c pc clut hub stack cog

