Early Propeller Chip Documentation Rev 0.1

© 2006 by Parallax, Inc.

Documentation

Hardware Description Main Memory

HUB

Bus Access COG Control LOCK Control CLK Control Internal RC External XTAL PLL

COG

Register Map Peripheral Detail Instruction Set

Language Description

RESET Detail

Upon reset, all COGs are shut down, forcing all pins to float. Then, a single COG is booted with a startup program from the main memory's ROM. This program checks for a serial host connection on P31 (RX). If a host is present, a conversation ensues via P30 (TX), and the host may load the main memory's RAM with high-level code. The host may also direct the code to be programmed into an EEPROM before executing it. If no host is present, the startup program attempts to read and execute high-level code from a 24LC256 EEPROM on P28 (SCL) and P29 (SDA). If neither a serial host nor an EEPROM is present, the program will place the chip in shutdown mode. Until a new reset occurs, power is minimized and all pins will be floating.

High-level code is what initially executes from the programmer's perspective. It is capable of booting extra cogs with either other high-level tasks or assembly-language programs. In the case of high-level code execution, a COG is loaded with an interpreter program from the main memory's ROM which executes the high-level code residing in the main memory's RAM.

COG Detail

Each COG has its own 512 x 32-bit register space. These 512 registers are all RAM, except for the last 16 which are special-purpose registers. The RAM space is used for executable code, data, and variables. The last 16 locations serve as interfaces to the HUB, I/O pins, and local COG peripherals.

When a COG is booted, its RAM locations are loaded sequentially from main memory and its special-purpose registers are cleared to zero. After loading, the COG begins executing instructions, starting at location \$000. It will continue to execute code until it is stopped or rebooted by either itself or another COG, or a reset occurs.

When a COG is stopped or a reset occurs, all COG I/O registers are instantaneously cleared to 0, canceling all influence the COG had on I/O pins and power consumption.

Here is a summary of the special registers within a COG:

COGR	Registers
------	-----------

COO Registers			
Address	Name	Access	Description
\$000-\$1EF	-	Read/Write	General Purpose RAM
\$1F0	PAR	Read-Only *	Long-address Parameter
\$1F1	CNT	Read-Only *	System Counter
\$1F2	INA	Read-Only *	Input States for P31P0
\$1F3	INB	Read-Only *	Input States for P63P32 **
\$1F4	OUTA	Read/Write	Output States for P31P0
\$1F5	OUTB	Read/Write	Output States for P63P32 **

\$1F6	DIRA	Read/Write	Direction States for P31P0
\$1F7	DIRB	Read/Write	Direction States for P63P32 **
\$1F8	CTRA	Read/Write	Counter A Control
\$1F9	CTRB	Read/Write	Counter B Control
\$1FA	FRQA	Read/Write	Counter A Frequency
\$1FB	FRQB	Read/Write	Counter B Frequency
\$1FC	PHSA	Read/Write	Counter A Phase
\$1FD	PHSB	Read/Write	Counter B Phase
\$1FE	VCFG	Read/Write	Video Configuration
\$1FF	VSCL	Read/Write	Video Scale

* Only accessible as a Source Register (i.e. MOV DEST, SOURCE)

** Allocated for future use, but not currently implemented

The COG executes 32-bit instructions from its 512-register space. The instruction codes contain several bit fields. The general format for an assembly instruction is as follows:

{address label}	{execution condition	n} instruction	desti	nation, {#}source	{execution effects – comma separated}
Examples:					
entry if_z	rdlong jmp	temp,PAR #entry	WZ	'wait for c	command (non-0)

32-Bit Instruction Detail

Operation Code	Update Z Flag	Update C Flag	Update Result	Source #	Execution Condition	Destination Register	Source Register / #
3126	25	24	23	22	2118	179	80
iiiiii	Z	С	r	i	CCCC	dddddddd	SSSSSSSSS

Field	Range	Description
Operation Code	3126	Perform ADD, SUB, AND, OR, JMP, etc.
	2523	In conjunction with Controls writes to C Flag, Z Flag, and Destination Register:
Execution Effects		If bit 25 is set, the Z Flag will be written
Execution Effects		If bit 24 is set, the C Flag will be written
		If bit 23 is set, the Destination Register will be written
Source Literal	22	If set, bits 80 will be zero-extended and used as a 32-bit constant
Execution Condition	2118	C and Z flag condition upon which instruction will execute
Destination Register	179	Register which supplies the first 32-bit input to the instruction and/or
Destillation Register		receives the effect of the operation
Source Register	80	Register or constant which supplies the second 32-bit input to the
or Literal		instruction

Source Register or Literal Value

This 9-bit field either selects a register (any of the 512) or provides a zero-extended literal value to be used as the source by the instruction. Bit 22 controls how this field is used: 0 for register, 1 for literal. When entering assembly code, the # symbol sets literal mode.

Destination Register

This 9-bit field selects which of the 512 registers will be used as the destination by the instruction.

Execution Condition

This 4-bit field selects the condition upon which the instruction will execute. The condition is a logical combination of the C and Z flags. The condition codes may precede any instruction and are as follows:

Execution Condition	Instruction Prefix	Instruction Prefix	Instruction Prefix
1111	ALWAYS *		
1100	IF_C		IF_B
0011	IF_NC		IF_AE
1010	IF_Z		IF_E
0101	IF_NZ		IF_NE
1000	IF_C_AND_Z	IF_Z_AND_C	
0100	IF_C_AND_NZ	IF_NZ_AND_C	
0010	IF_NC_AND_Z	IF_Z_AND_NC	
0001	IF_NC_AND_NZ	IF_NZ_AND_NC	IF_A
1110	IF_C_OR_Z	IF_Z_OR_C	IF_BE
1101	IF_C_OR_NZ	IF_NZ_OR_C	
1011	IF_NC_OR_Z	IF_Z_OR_NC	
0111	IF_NC_OR_NZ	IF_NZ_OR_NC	
1001	IF_C_EQ_Z	IF_Z_EQ_C	
0110	IF_C_NE_Z	IF_Z_NE_C	
0000	NEVER		

* ALWAYS is the default, in case no condition is specified.

Execution Effects

After the instruction and destination/source are specified, you may enter any desired execution effect(s). These are two-character symbols that gate the updating of C, Z and D. The C and/or Z flags will only be affected if 'WC' and/or 'WZ' follow an instruction. While no instruction will automatically write C or Z, each instruction has some default write-D behavior which can be overridden by 'WR' or 'NR'. If multiple execution effects are entered after an instruction, they must be separated by commas. Only whitespace is required to separate instruction arguments from the postfixes.

Instruction Postfix	Effect
WC	Write C
WZ	Write Z
WR	Write D
NR	Don't Write D

11111 Avel Control (0) Torumbio Description Zout Control (0) Contro (0)	Propeller Assembly Langu	age Instru	iction Set				
000000 000000 000000 000000 000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000 00000000 000000000 0000000000 000000000000000000000000000000000000		<u> </u>		Zout	C out	r	Clocks
00000 COL 0011 OCC 0011 OCCC 0011 OCC 0011 OCC			*		-		722 *
01000: 0111 0.00000000000000000000000000000000000				Result = 0	-	1	722 *
60000 100000 100000 100000 100000 100000 100000 100000 100000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 10000000 10000000 10000000 100000000 1000000000000000000000000000000000000	000001 000i 1111 ddddddddd ssssssss	WRWORD D,S	Write D[150] to main memory word S[151]	-	-	0	722 *
60001 Color Loss and rate memory long (1), 3] m/n Read-0 . I </td <td>000001 001i 1111 ddddddddd ssssssss</td> <td>RDWORD D,S</td> <td></td> <td>Result = 0</td> <td>-</td> <td>1</td> <td>722 *</td>	000001 001i 1111 ddddddddd ssssssss	RDWORD D,S		Result = 0	-	1	722 *
60011 00211 1111 46620842 encrease 1000 D Note optimized (K register D/S) Note OPC Note optimized (K register D/S) Note optimized (K regis	000010 000i 1111 ddddddddd ssssssss	WRLONG D,S	Write D to main memory long S[152]	-	-	0	722 *
00011 0001 1101 0001 <t< td=""><td>000010 001i 1111 ddddddddd ssssssss</td><td>RDLONG D,S</td><td>Read main memory long S[152] into D</td><td>Result = 0</td><td>-</td><td>1</td><td>722 *</td></t<>	000010 001i 1111 ddddddddd ssssssss	RDLONG D,S	Read main memory long S[152] into D	Result = 0	-	1	722 *
00011 000111 000111 00011 <	000011 000i 1111 ddddddddd ssssssss	HUBOP D,S	Perform hub operation according to S	Result = 0	-	0	722 *
00001 00001 0000000 0000000 0000000 00000000 000000000000000000000000000000000000	000011 0001 1111 ddddddddd000	CLKSET D	Set the global CLK register to D[70]	-	-	0	722 *
00001 00001 0011 0001 0011 0001 0011 <	000011 0011 1111 ddddddddd001	COGID D	Get this COG number (07) into D	Result = 0	-	1	722 *
00011 0011 1111 04040344 0.010 T 20 0.010 Circling 1 7.22 00011 10011 1111 04040444 0.010 1.010 <td></td> <td>COGINIT D</td> <td>Initialize a COG according to D</td> <td>Result = 0</td> <td>No COG free</td> <td>0</td> <td>722 *</td>		COGINIT D	Initialize a COG according to D	Result = 0	No COG free	0	722 *
00011 000111 00011 00011 <t< td=""><td></td><td>COGSTOP D</td><td>Stop COG number D[20]</td><td>-</td><td>-</td><td>0</td><td>722 *</td></t<>		COGSTOP D	Stop COG number D[20]	-	-	0	722 *
00011 00011 111 docdstadd 00111 0011111 00111111 <td></td> <td>LOCKNEW D</td> <td></td> <td>Result = 0</td> <td>No LOCK free</td> <td>1</td> <td>722 *</td>		LOCKNEW D		Result = 0	No LOCK free	1	722 *
00001 0001 <t< td=""><td></td><td></td><td></td><td>-</td><td>-</td><td>0</td><td>722 *</td></t<>				-	-	0	722 *
00110 0011 111 045646665 0.0 0.1 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>722 *</td></t<>							722 *
000110 00011 <t< td=""><td></td><td></td><td></td><td></td><td>Prior LOCK state</td><td>0</td><td>722 *</td></t<>					Prior LOCK state	0	722 *
000113 000113 000113 000114<		-			-	1	future
OPDIE 10011 1111 dddddddd seweseue ORES D_8 Gammaher of I:n Nimb D, read - D.31 Readt = 0 Poll I A 00100 0011 1111 dddddddd seweseue ROL D_8 Route D Lefth y 14 (J) Nis. Readt = 0 D) (J) (J) (J) (J) (J) (J) (J) (J) (J) (J		-				1	future
02102 02111 02104 02111 02104 0211 021111 02111 02111 <th< td=""><td></td><td></td><td></td><td></td><td>-</td><td>1</td><td>future</td></th<>					-	1	future
02102 0011 1131 addadddd esseeses PD. Rome Derhty S(4.0) biss Result = 0 D[1] []						1	future
09121 0011 1011 0ddddddd assessess 998 D. P. Sind D right Syl (J) Diss Reuit = 0 D[0] 1 4 00110 0011 1011 0ddddddd assessess RCR D. P. Sind Carry Est and D Syl (J) Diss Reuit = 0 D[0] 1 4 00110 0011 1011 0ddddddd assessess RCR D. P. Sind Carry Est and D Syl (J) Diss Reuit = 0 D[0] 1 4 00110 0011 1111 0dddddddd assessess RCR D. P. Sind D AS Si		-				1	
01011 01011 01011 01011 0101		-				1	
001100 00111 1111 dddddddd gesegeese RCR D_{cl} Result = 0 D(3) 1 4 00110 00111 1111 ddddddd gesegeese FAR D_{cl} Rink early fith my (SL 0) his. Result = 0 D(3) 1 4 00110 01111 ddddddd gesegeese FAR D_{cl} SM (D) his Result = 0 D(0) 1 4 01100 0111111 dddddddd gesegeese FAR D_{cl} SM (D) his (D) D S Sygee(10 < S)		-				-	
01110 00111 1111 dddddddd sessesses Res D(R) Res D(R) 1 4 001110 0011111 ddddddd sessesses RFW D, R Revere 32.84.01 hours hive in Dad Overteel Result = 0 D(R) 1 4 001010 001111111 ddddddd sessesses RFW D, R Revere 32.84.01 hours hive in Dad Overteel Revel = 0 D(R) 1 4 010010 001111111 dddddddd sessesses RFW D, R D(R) D< S						-	
00110 0111 1111 dddddddd sessesses FAR D_{i} Nin D anthenetically right by SiL Ophos Result = 0 D(0) i 4 01000 0111 1111 dddddddd sessesses NIXS D_{i} Struct D > S Nigael (D < S)						1	
01111 0111 1111 dedddddd sessesses FEV p_{-5} Skewt -0 D(0) 1 4 010000 0111 1111 dddddddd sessesses NXB p_{-5} Skewt -0 N(Se -5 Skewt -0 N(Se -5		-				-	
$ \begin{array}{c} 01000 0011 1111 ddddddd seasease (MX P, J S N D S if signed (D < S) D = S (Signed (D < S) I 4 0.0001 0011 1111 ddddddd seasease (MX P, J S S D D S if signed (D < S) D = S (Disgred (D < S) I 4 0.0011 0011 1111 ddddddd seasease (MX P, J S S D D S if signed (D < S) D = S (Disgred (D < S) I 4 0.0011 0011 1111 ddddddd seasease (MX P, J S S D D S if signed (D < S) D = S (Disgred (D < S) I 4 0.0011 0011 1111 ddddddd seasease (MX P, J S S D D S if signed (D < S) D = S (Disgred (D < S) I 4 0.0011 0011 1111 ddddddd seasease (MX P, J S S D D S if signed (D < S) D = S (Disgred (D < S) I 4 0.0011 0011 1111 dddddddd seasease (MY P, J S Binert (S, I 0) Int D S D (D < R S U D) S if signed (D < S) D = S (Disgred (D < S) I 4 0.0011 0011 1111 ddddddd seasease (MY P J S Binert (S, I 0) Int D S D (D < R S U D) S if signed (D < S) I 4 0.0011 0011 1111 ddddddd seasease (MY P J S Binert (S, I 0) Int D S D (D = S C (Disgred (D < S) I 4 0.0011 1011 1111 dddddddd seasease (MY P J S Binert (S, I 0) Int D (D = I 0 + 1 0.001 1111 ddddddd seasease (MY P J S Binert (S, I 0) Int D (D = I 0 + 1 0.001 1111 ddddddd seasease (MY P J S Bine (MY P L S S B M D D + 1 0.001 1111 ddddddd seasease (MY P J S B M D D + 1 0.001 1111 ddddddd seasease (MY P J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D D + 1 0.001 1111 ddddddd seasease (MY D J S B M D + 1 0.001 1111 ddddddd seasease (MY D J S B M D + 1 0.001 1111 ddddddd seasease (MY D J S B M D + 1 0.001 1111 ddddddd seasease (MY D J S B B - 1 0.001 1111 ddddddd seasease (MY D J S B M D + 1 0.0$		-					
01001 0111 1111 040404004 sessess NAT $D_{,S}$ Sin D is fragmed (D \sim S) D = S Unsigned (D $<$ S) 1 4 01001 0011 1111 040404004 sessesses NAT $D_{,S}$ Str D is S fragmed (D $<$ S) D = S Unsigned (D $<$ S) 1 4 01001 0011 1111 04040404 sessesses NOT $D_{,S}$ Insert 78.0 line D(B.0) Result = 0 - 1 4 01011 0011 1111 04040404 sessesses NOT $D_{,S}$ Insert 78.0 line D(B.0) Result = 0 - 1 4 01011 0011 1111 04040404 sessesses NOT $D_{,S}$ Insert 78.0 line D(B.0) Result = 0 - 1 4 01010 0011 1111 04040404 sessesses NOT $D_{,S}$ NOS in D Result = 0 Party of Result 1 4 01100 011111 040404044 sessesses NOS in D		-				-	
e10010 0011 1111 dddddddd gesgesseg MN \mathbf{p} , \mathbf{S} Serd D is funsigned (D - S) D - S Unsigned (D - S) 1 4 01010 0011 1111 dddddddd gesgesseg NOVD \mathbf{p} , \mathbf{s} Insert (S, 0) into D[S, 0] Result=0 - 1 4 01010 0011 1111 dddddddd gesgesseg NOVD \mathbf{p} , \mathbf{s} Insert (S, 8, 0) into D[S, 0] Result=0 - 1 4 01011 0011 1111 dddddddd gesgesseg NOVD \mathbf{p} , \mathbf{s} Insert (S, 4, 100 D[S, 0] and set (PC to S[S, 0] Result=0 - 1 4 01011 0011 1111 reddddddd gesgesseg NOP \mathbf{p} , \mathbf{s} Insert (S, 4, 100 D[S, 0] and set (PC to S[S, 0] Result=0 - 1 4 01011 0011 1111 redddddddd gesgesseg NOP \mathbf{p} AND To so In O Result=0 Parity of Result 1 4 01100 01111 ddddddddddd gesgesseg NOP \mathbf{p} NOP S into D Result=0 Parity of Result 1 4 11111 dddddddddddd g					Ŭ (-	
01010 0111 <		-			Ŭ (-	
$ \begin{array}{c} 0 0 0 0 0 0 1 1 1 1 0 doddddd gessesses gess gess gess gess gess$		-					
01010 0111 1111 04010 0111		-			Unsigned $(D < S)$	1	
010110 0011 1011 0011						1	
010111 0011 1111 Set PC is Sk.0] Result = 0 1 4 010111 0011 1111		-				1	
010111 0001 1111 -7777777 assessess CALL 49 Set PC to S(8.0) Result = 0 - 0 4 010111 0001 1111 -7777777 assessesses REST Like MPR but assembler handles details Result = 0 - 0 4 01100 0001 1111 dddddddd assessesses NPD P, 6 AND S into D Result = 0 Parity of Result 1 1 4 01100 0011 1111 dddddddd assessesses NPD P, 6 AND S into D Result = 0 Parity of Result 1 1 4 01101 0011 1111 dddddddd assessesses NR P, 6 OK into D Result = 0 Parity of Result 1 1 4 01101 0011 1111 dddddddd assessesses NR P, 5 Copy C to bits in D using S as mask Result = 0 Parity of Result 1 1 4 01111 0011 1111 dddddddd assessesses NUXX P, 5 Copy C to bits in D using S as mask Result = 0 Parity of Result 1 1 4 01110 0011 1111 dddddddd assessesses NUXX P, 5 Copy Z to bits in D using S as mask Result = 0 Usinged Borrow 1 4 00001 0011 1111 dddddddd assessesses NUXXX P, 5 Copy Z to bits in D using S as mask		-			-	1	
010111 0011 1111 0111 0010 0111 0010 0111 0010 0111 0010 0111 0010 0111 0010 0111 0010 0111 0010 0111 0111 0111 0010 0111 0111 011111 0111 0111 01111		-			-	-	
010111 0011111 00100 00100 00101 00101 00101 00101 00101 00101 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111111 00111 00111						-	
011000 01111 011000 011111 011010 011111 011010 011111 011010 011111 011010 011111 011010 011111 011010 011111 011111 011010 011111 011010 011111 011010 011111 011010 0111111 0111111 0111111 0111111 0111111 0111111 0111111 0111111 0111111 011111 011111 011111 011111 011111 011111 011111 011111 011111 011111 011111 011111 011111 011111 0111111 011111 0111111 0111111 01111111 0111111 <t< td=""><td></td><td></td><td></td><td></td><td></td><td>•</td><td></td></t<>						•	
$ \begin{array}{c} 011000 \ 0011 \ 1111 \ dddddddd \ sessesses \ AND P, S \ AND S in D \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ AND P, S \ AND S in D \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ XOR P, S \ OR S in D \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ XOR P, S \ OR S in D \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ XOR P, S \ OR S in D \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ XOR P, S \ OR S in D \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ MDXC P, S \ Copy C to his in D using S as mack \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ MDXC P, S \ Copy C to his in D using S as mack \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ MDXC P, S \ Copy C to his in D using S as mack \ Result = 0 \ Parity of Result \ 1 \ 4 \ 011010 \ 0011 \ 1111 \ dddddddd \ sessesses \ XDB P, S \ Add No \ D Copy C to his in D using S as mack \ Result = 0 \ Unsigned Borrow \ 1 \ 4 \ 010001 \ 0011 \ 1111 \ ddddddddd \ sessesses \ XDB P, S \ Add No \ D Copy C to his in D using S as mack \ Result = 0 \ Unsigned Borrow \ 1 \ 4 \ 010010 \ 0011 \ 1111 \ ddddddddd \ sessesses \ XDB P, S \ Add No \ D Cop C \ Cop C \ D \ Result = 0 \ Unsigned Borrow \ 1 \ 4 \ 010010 \ 0011 \ 1111 \ ddddddddd \ sessesses \ XDB P, S \ Add No \ Cop C \ Cop C \ D \ Result = 0 \ Signed Overflow \ 1 \ 4 \ 010100 \ 0111 \ 1111 \ ddddddddd \ sessesses \ XDB P, S \ Add No \ Cop C \ S \ Sum \ Cop C \ Cop C \ S \ Sum \ Cop C \ Cop$, ,			-	
011010 011111 011010 01111 01111 01111 01111 0111111 011111 0111111 0111111 0111111 0111111 0111111 0111111 0111111 0111111 0111111 0111111 0111111 01111111 01111111 0111111		-				0	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		-				1	
011100111111114141414011100111111dddddddsssssssMUXNCD, SCopy IC to bits in D using S as maskResult = 0Parity of Result140111100111111ddddddddssssssssMUXNCD, SCopy IC to bits in D using S as maskResult = 0Parity of Result1401111000111111ddddddddssssssssMUXNCD, SCopy IC to bits in D using S as maskResult = 0Parity of Result1410000000111111ddddddddssssssssSUBD, SAdd S into DResult = 0Unsigned Carry1410001010011111ddddddddssssssssSUBD, SCompare D to SResult = 0Unsigned Borrow1410001000111111ddddddddssssssssSUBABSD, SSubract Absolute S from DResult = 0Unsigned Borrow141001000111111 <tddddddddd< td="">ssssssssSUNRASD, SSubract Absolute S from DResult = 0Signed Overrlow14100101111<tddddddddd< td="">ssssssssSUNRASD, SSubract Absolute S from DResult = 0Signed Overrlow14100101111<tddddddddd< td="">ssssssssSUNRASD, SSubract Absolute S from DResult = 0Signed Overrlow14100101111<tddddddddd< td="">sssssssssSUNRASD, S<</tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<>		-				1	
						•	
011110 0111 1111 dddddddd ssssssss MUXN D, S Copy IC to bis in D using S as mask Result = 0 Parity of Result I I 4 011110 0111 1111 dddddddd sssssss MUXNZ D, S Copy IC to bis in D using S as mask Result = 0 Parity of Result I I 4 011110 011 1111 dddddddd sssssss MUXNZ D, S Copy IC to bis in D using S as mask Result = 0 Parity of Result I I 4 01000 0011 1111 ddddddddd ssssssss MDX D, S Add S into D Result = 0 Unsigned Borrow I 4 1 00001 0011 1111 dddddddd ssssssss VD D, S Nubract S from D Result = 0 Unsigned Borrow I 4 1 00001 0011 1111 ddddddddd ssssssss VD P, S Compare D to S Result = 0 Unsigned Borrow I 4 4 1 00011 0111 1111 ddddddddd sssssss VD P, S S Nubract S from D Result = 0 Unsigned Borrow I 4 4 1 00101 0111 1111 dddddddd ssssssss S VDRABS D, S Add absolute S from D Result = 0 Unsigned Borrow I 4 4 1 00101 0111 1111 dddddddd ssssssss S VDRAB D, S S Aubract Absolute S from D Result = 0 Signed Overflow I 4 4 1 00110 0011 1111 dddddddd ssssssss S VDRAB D, S S More ither S if C or S if IC into D Result = 0 Signed Overflow I 4 4 1 00111 0011 1111 dddddddd ssssssss S VDRA D, S Sum either S if C or S if IC into D Result = 0 Signed Overflow I 4 4 1 00101 0011 1111 ddddddddd ssssssss S VDR D, S Sum either S if C or S if IC into D Result = 0 Signed Overflow I 4 4 1 00101 0011 1111 dddddddd ssssssss S VDR D, S Set D to S Result = 0 Signed Overflow I 4 4 1 00101 0011 1111 dddddddd ssssssss NB D, S Set D to S Result = 0 S[31] I 4 4 1 01010 0011 1111 dddddddd ssssssss NB D, S Set D to S Result = 0 S[31] I 4 4 1 01010 0011 1111 dddddddd ssssssss NB D, S Set D to S Result = 0 S[31] I 4 4 1 01010 0011 1111 dddddddd ssssssss NB D, S Set D to either S if C or S if C Result = 0 S[31] I 4 4 1 01010 0011 1111 dddddddd ssssssss NB D, S Set D to either S if C or S if C Result = 0 S[31] I 4 4 1 01010 0011 1111 dddddddd ssssssss NB D, S Set D to either S if C or S if C Result = 0 S[31] I 4 4 10110 0011 1111 dddddddd ssssssss NB D, S Set D to either S if C or S if C Result = 0 S[31] I 4 4 10110 0011 1111 dddddddd ss							
		-	**			-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		-	** 0		~		
$ \begin{array}{c} 100000 \ 0011 \ 1111 \ dddddddd \ ssssssss \ ND \ b, \ S \ Add \ Sinto \ D \ S \ Result = 0 \ Unsigned \ Carry \ 1 \ 4 \ 100001 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUB \ D, \ S \ Compare \ D to \ S \ Result = 0 \ Unsigned \ Borrow \ 1 \ 4 \ 100010 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUB \ D, \ S \ Compare \ D to \ S \ Result = 0 \ Unsigned \ Borrow \ 1 \ 4 \ 100010 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUM \ D, \ S \ Subtract \ Should \ S \ Forn \ D \ Result = 0 \ Unsigned \ Borrow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUM \ D, \ S \ Subtract \ Should \ S \ Forn \ D \ Result = 0 \ Unsigned \ Borrow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUM \ D, \ S \ Subtract \ Should \ S \ Forn \ D \ Result = 0 \ Signed \ Overflow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUM \ D, \ S \ Sum \ ciher \ Si \ C \ S \ Si \ C \ Signed \ Overflow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ ddddddddd \ ssssssss \ SUM \ D, \ S \ Sum \ ciher \ Si \ C \ Si \ Si \ C \ Signed \ Overflow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUM \ D, \ S \ Sum \ ciher \ Si \ C \ Si \ Si \ C \ Signed \ Overflow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUM \ D, \ S \ Sum \ ciher \ Si \ C \ Si \ Si \ C \ Signed \ Overflow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ dddddddd \ ssssssss \ SUM \ D, \ S \ Set \ D \ Signed \ Overflow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ ddddddddd \ ssssssss \ NS \ D, \ S \ Set \ D \ Signed \ Overflow \ 1 \ 4 \ 100110 \ 0011 \ 1111 \ ddddddddd \ ssssssss \ NS \ D, \ S \ Set \ D \ Signed \ Overflow \ 1 \ 4 \ 100100 \ 0011 \ 1111 \ ddddddddd \ ssssssss \ NS \ D, \ S \ Set \ D \ Signed \ Signe$		-					
1000010011		· · · ·					
10000100011111ddddddddssssssssCMP $p. g.$ Compare D to SResult = 0Unsigned Borrow0410001000111111ddddddddssssssssSUBABS $p. g.$ Subtract absolute S into DResult = 0Unsigned Borrow1410010000111111ddddddddssssssssSUMC $p. g.$ Subtract absolute S into DResult = 0Signed Overflow1410011000111111ddddddddssssssssSUMC $p. g.$ Sum either S if C or S if C into DResult = 0Signed Overflow1410011000111111ddddddddssssssssSUMZ $p. g.$ Sum either S if C or S if Z into DResult = 0Signed Overflow1410101000111111ddddddddssssssssMOV $p. g.$ Set D to SResult = 0S[31]141010100111111ddddddddssssssssNEG $p. g.$ Set D to absolute SResult = 0S[31]141010101111ddddddddssssssssNEG $p. g.$ Set D to either S if C or S if CResult = 0S[31]14101101111ddddddddssssssssNEGN $p. g.$ Set D to either S if C or S if CResult = 0S[31]14101101111ddddddddssssssssNEGN $p. g.$ Set D to either S if C or S if CResult = 0S[31]1410110						•	
10001000111111dddddddd p_s Add absolute S into DResult = 0Unsigned Curry1410001000111111ddddddddssssssssSUBAS p_s Submart absolute S from DResult = 0Signed Overflow1410010000111111ddddddddssssssssSUMC p_s Sum either S if C or S if C into DResult = 0Signed Overflow1410011000111111ddddddddssssssssSUMZ p_s Sum either S if Z or S if Z into DResult = 0Signed Overflow1410011000111111ddddddddssssssssSUMZ p_s Sum either S if Z or S if Z into DResult = 0Signed Overflow1410101000111111ddddddddssssssssNEG p_s Set D to -SResult = 0Signed Overflow1410101000111111ddddddddssssssssNEG p_s Set D to -SResult = 0SignedSigned Overflow1410101000111111ddddddddssssssssNEG p_s Set D to -SResult = 0SignedSigned1410101000111111ddddddddssssssssNEG p_s Set D to -SResult = 0SignedSigned1410101000111111ddddddddssssssssNEG p_s Set D to -SResult = 0Signed1410110 <td< td=""><td></td><td>-</td><td></td><td></td><td>ů.</td><td>-</td><td></td></td<>		-			ů.	-	
10001110111111dddddddd9,5Subtract absolute S for DResult = 0Unsigned Borrow1410010000111111 <tdddddddd< td="">ssssssssSUMCD,5Sum either -S if C or S if IC into DResult = 0Signed Overflow1410011000111111<tdddddddd< td="">ssssssssSUMZD,5Sum either S if Z or S if IZ into DResult = 0Signed Overflow1410011000111111<tdddddddd< td="">ssssssssSUMZD,5Sum either S if Z or S if IZ into DResult = 0Signed Overflow1410101000111111<tdddddddd< td="">ssssssssNBOVD,5Set D to SResult = 0S[31]1410101000111111<tdddddddd< td="">ssssssssNBCD,5Set D to absolute SResult = 0S[31]1410101000111111<tdddddddd< td="">ssssssssNBCD,5Set D to absolute SResult = 0S[31]1410110100111111<tdddddddd< td=""><tsssssss< td="">NBCCD,5Set D to either S if C or S if ICResult = 0S[31]1410110100111111<tdddddddd< td=""><tsssssss< td="">NBCCD,5Set D to either S if C or S if ICResult = 0S[31]1410111000111111<tdddddddd< td=""><tsssssss< td="">NBCZD,5Set D to either S if C or S if ICResult = 0S[31]1410111000111111<tddd< td=""><td></td><td></td><td></td><td></td><td></td><td>0</td><td></td></tddd<></tsssssss<></tdddddddd<></tsssssss<></tdddddddd<></tsssssss<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>						0	
100100 0011 1111 dddddddd sssssss SUMC D, S Sum either -S if C or S if IC into D Result = 0 Signed Overflow 1 4 100110 0011 1111 dddddddd ssssssss SUMZ D, S Sum either S if Z or S if IZ into D Result = 0 Signed Overflow 1 4 100110 0011 1111 dddddddd ssssssss SUMZ D, S Sum either S if Z or -S if IZ into D Result = 0 Signed Overflow 1 4 100100 0111 1111 dddddddd ssssssss SUMZ D, S Set D to S Result = 0 S[31] 1 4 101010 0111 111 dddddddd ssssssss NEG D, S Set D to absolute S Result = 0 S[31] 1 4 101010 0111 111 ddddddddd ssssssss NEGV D, S Set D to either -S if C or S if IC Result = 0 S[31] 1 4 10110 0111 111 dddddddd ssssssss NEGV D, S Set D to either S if C or S if IC Result = 0					U ,	1	
1001101011111ddddddddsssssssSUMC D, S Sum either S if C or -S if 1C into DResult = 0Signed Overflow1410011100111111 <tdddddddd< td="">ssssssssSUMNZD, SSum either S if Z or S if 1Z into DResult = 0Signed Overflow1410010100111111<tdddddddd< td="">ssssssssSUMNZD, SSum either S if Z or S if 1Z into DResult = 0Signed Overflow1410100000111111<tdddddddd< td="">ssssssssNEGD, SSet D to -SResult = 0S[31]1410101000111111<tdddddddd< td="">ssssssssABSD, SSet D to absolute SResult = 0S[31]141010101111<tdddddddd< td=""><tssssssss< td="">NEGCD, SSet D to either S if C or S if 1CResult = 0S[31]141011000111111<tdddddddd< td=""><tsssssss< td="">NEGCD, SSet D to either S if C or S if 1ZResult = 0S[31]141011100111111<tdddddddd< td=""><tsssssss< td="">NEGXD, SSet D to either S if Z or S if 1ZResult = 0S[31]141010101111<tdddddddd< td=""><tsssssss< td="">NEGXD, SSet D to either S if Z or S if 1ZResult = 0S[31]14101110111111<tdddddddd< td=""><tsssssss< td="">CMPSD, SCompare-signed D to SResult = 0Signed Dorow041000101111<td< td=""><td></td><td></td><td></td><td></td><td>ů.</td><td>1</td><td></td></td<></tsssssss<></tdddddddd<></tsssssss<></tdddddddd<></tsssssss<></tdddddddd<></tsssssss<></tdddddddd<></tssssssss<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>					ů.	1	
100110 0011 1111 dddddddd sssssss SUMNZ D, S Sum either S if Z or S if IZ into D Result = 0 Signed Overflow 1 4 100100 0011 1111 dddddddd ssssssss SUMNZ D, S St D to S Result = 0 Signed Overflow 1 4 101000 0011 1111 dddddddd ssssssss NEG D, S St D to S Result = 0 S[31] 1 4 101010 0011 1111 dddddddd ssssssss NEG D, S St D to absolute S Result = 0 S[31] 1 4 101010 0111 111 dddddddd ssssssss NEG D, S St D to absolute S Result = 0 S[31] 1 4 10110 0111 111 dddddddd ssssssss NEGNC D, S St D to either S if C or S if 1C Result = 0 S[31] 1 4 10110 0111 111 dddddddd sssssss NEGNC D, S St D to either S if Z or S if 1Z Result = 0 S[31] 1 4 <					Ŭ	1	
1001111011111ddddddddsssssssSUNNZD, SSum either S if Z or $-S$ if !Z into DResult =0Signed Overflow1410100000111111 <tdddddddd< td="">ssssssssNEGD, SSet D to $-S$Result =0S[31]141010101011111<tdddddddd< td="">ssssssssNEGD, SSet D to $-S$Result =0S[31]141010101011111<tdddddddd< td="">ssssssssNEGD, SSet D to -absolute SResult =0S[31]1410110000111111<tddddddddd< td="">ssssssssNEGCD, SSet D to either -S if C or -S if ICResult =0S[31]1410111000111111<tddddddddd< td="">ssssssssNEGCD, SSet D to either -S if Z or -S if ICResult =0S[31]1410111100111111<tdddddddd< td="">ssssssssNEGNZD, SSet D to either S if Z or -S if IZResult =0S[31]1410101100111111<tdddddddd< td="">ssssssssCMPSD, SCompare-signed-extended D to S+CZ & (Result =0)Signed Borrow0411001100111111<tdddddddd< td="">ssssssssSUEXD, SAdd-signed S into DZ & (Result =0)Signed Borrow1411001000111111<tdddddddd< td="">ssssssssSUEXD, SAdd-signed S into DZ & (Result =0)Signed Orrom141100100011111</tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>		-				1	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					0	1	
10100100111111ddddddddsssssssNEGD, SSet D to $-S$ Result = 0S[31]1410101000111111 <tdddddddd< td="">ssssssssABS MCD, SSet D to -absolute SResult = 0S[31]1410101000111111<tdddddddd< td="">ssssssssNEGCD, SSet D to -absolute SResult = 0S[31]1410110000111111<tdddddddd< td="">ssssssssNEGCD, SSet D to either S if C or S if !CResult = 0S[31]1410111000111111<tddddddddd< td="">ssssssssNEGZD, SSet D to either S if C or S if !ZResult = 0S[31]1410111100111111<tddddddddd< td="">ssssssssNEGZD, SSet D to either S if Z or S if !ZResult = 0S[31]1410010100111111<tddddddddd< td="">ssssssssCMPZD, SCompare-signed-tended D to SResult = 0Signed Borrow0411000100111111<tddddddddd< td="">ssssssssCMPSXD, SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow0411001000111111<tddddddddd< td="">ssssssssSUBXD, SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow0411001000111111<tdddddddd< td="">ssssssssSUBXD, SSubtract-signed-extended S+C from DZ & (Result = 0)Unsigned Borrow14<t< td=""><td></td><td></td><td></td><td></td><td>U</td><td>-</td><td></td></t<></tdddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>					U	-	
101010 0011 1111 dddddddd sssssss ABS D, S Set D to absolute S Result = 0 S[31] 1 4 10110 0011 1111 dddddddd ssssssss NBCC D, S Set D to either - Sif C or Sif !C Result = 0 S[31] 1 4 10110 0011 1111 dddddddd ssssssss NBCC D, S Set D to either - Sif C or Sif !C Result = 0 S[31] 1 4 101110 0011 1111 dddddddd ssssssss NBCC D, S Set D to either - Sif Z or Sif !Z Result = 0 S[31] 1 4 10110 0011 1111 dddddddd ssssssss NBCZ D, S Set D to either - Sif Z or Sif !Z Result = 0 Signel Borrow 0 4 110010 0001 1111 ddddddddd ssssssss CMPS D, S Compare-signed-extended D to S+C Z & (Result = 0) Signed Borrow 0 4 110011 0011 1111 ddddddddd ssssssss SUDX D, S Subtract-extended S+C from D Z & (Result = 0) Unsigned Borrow 0 <td></td> <td>-</td> <td></td> <td></td> <td></td> <td>1</td> <td></td>		-				1	
10101100111111ddddddddsssssssABSNEGD,SSet D to -absolute SResult = 0S[31]1410110000111111 <tdddddddd< td="">ssssssssNEGCD,SSet D to either -S if C or S if !CResult = 0S[31]1410111000111111<tdddddddd< td="">ssssssssNEGZD,SSet D to either -S if C or -S if !CResult = 0S[31]1410111000111111<tdddddddd< td="">ssssssssNEGZD,SSet D to either -S if Z or -S if !ZResult = 0S[31]1410101100111111<tdddddddd< td="">ssssssssCMPSD,SCompare-signed O to SResult = 0S[31]141000100111111<tdddddddd< td="">ssssssssCMPSD,SCompare-signed-extended D to S+CZ & (Result = 0)Signed Borrow0411001000111111<tdddddddd< td="">ssssssssSUEXD,SCompare-extended S+C from DZ & (Result = 0)Unsigned Borrow1411010100111111<tddddddddd< td="">ssssssssSUEXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Unsigned Borrow1411010100111111<tddddddddd< td="">ssssssssSUEXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow1411010100111111<tddddddddd< td="">ssssssssSUEXD,SSubtract-signed-extended S+C from DZ & (Result = 0)</tddddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>						1	
101100001i1111ddddddddsssssssNEGCD, SSet D to either -S if C or S if !CResult = 0S[31]14101101001i1111 <tdddddddd< td="">ssssssssNEGNCD, SSet D to either -S if C or -S if !CResult = 0S[31]14101110001i1111<tdddddddd< td="">ssssssssNEGNZD, SSet D to either -S if Z or S if !ZResult = 0S[31]14101010001i1111<tdddddddd< td="">ssssssssCMPSD, SSet D to either S if Z or -S if !ZResult = 0Signed Borrow04110000000i1111<tdddddddd< td="">ssssssssCMPSD, SCompare-signed-extended D to S+CZ & (Result = 0)Signed Borrow04110011001i1111<tddddddddd< td="">ssssssssSubxD, SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow04110011001i1111<tdddddddd< td="">ssssssssSUBxD, SCompare-signed-extended D to S+CZ & (Result = 0)Unsigned Borrow04110011001i1111<tddddddddd< td="">ssssssssADDsD, SAdd-signed S from DResult = 0Signed Overflow14110101001i1111<tddddddddd< td="">ssssssssSUBxD, SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110101001i1111<tddddddddd< td="">ssssssssSUBxD, SSubtract-signed-extended S+C f</tddddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>							
101101001i1111ddddddddsssssssNEGNCD, SSet D to either S if C or $-S$ if !CResult = 0S[31]14101110001i1111 <tdddddddd< td="">ssssssssNEGNZD, SSet D to either S if Z or S if !ZResult = 0S[31]14101111011111<tdddddddd< td="">ssssssssNEGNZD, SSet D to either S if Z or $-S$ if !ZResult = 0S[31]14101010000i1111<tdddddddd< td="">ssssssssCMPSD, SCompare-signed D to SResult = 0Signed Borrow04110010001i1111<tddddddddd< td="">ssssssssCMPS D, SCompare-signed-extended D to S+CZ & (Result = 0)Unsigned Borrow04110010001i1111<tddddddddd< td="">ssssssssSUBXD, SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow14110010001i1111<tdddddddd< td="">ssssssssSUBXD, SAdd-signed S into DResult = 0Signed Overflow14110101001i1111<tddddddddd< td="">ssssssssSUBSD, SAdd-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110110001i1111<tddddddddd< td="">ssssssssSUBSD, SAdd-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110101001i1111<tddddddddd< td="">ssssssssSUBSD, SSubtract-signed S from DZ & (Result = 0)Signe</tddddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>		-				1	
10111000111111ddddddddsssssssNEGZD,SSet D to either -S if Z or S if IZResult = 0S[31]1410111100111111ddddddddssssssssNEGNZD,SSet D to either S if Z or -S if IZResult = 0S[31]14110000000i1111ddddddddssssssssCMPSD,SCompare-signed D to SResult = 0Signed Borrow04110010000i1111ddddddddssssssssCMPSXD,SCompare-signed-extended D to S+CZ & (Result = 0)Unsigned Carry14110011001i1111ddddddddssssssssSUBXD,SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow04110011001i1111ddddddddssssssssSUBXD,SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow04110010001i1111ddddddddssssssssSUBSD,SSubtract-signed S from DResult = 0Signed Overflow14110110001i1111ddddddddssssssssSUBSD,SSubtract-signed S from DZ & (Result = 0)Signed Overflow14110110001i1111dddddddddssssssssSUBSD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110110001i1111ddddddddssssssssSUBSD,SSubtract-signed-extended S+C fr						1	
101111001i1111ddddddddsssssssNEGNZD, SSet D to either S if Z or -S if !ZResult = 0S[31]14110000000i1111ddddddddsssssssCMPSD, SCompare-signed D to SResult = 0Signed Borrow04110010000i1111ddddddddsssssssCMPSXD, SCompare-signed-extended D to S+CZ & (Result = 0)Signed Borrow04110010001i1111ddddddddssssssssSUBXD, SAdd-extended S+C from DZ & (Result = 0)Unsigned Borrow14110011001i1111ddddddddssssssssSUBXD, SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow04110010001i1111 <tdddddddd< td="">ssssssssSUBXD, SCompare-extended S into DResult = 0Signed Overflow14110101001i1111<tddddddddd< td="">ssssssssSUBSD, SSubtract-signed S from DResult = 0Signed Overflow14110111001i1111<tdddddddd< td="">ssssssssSUBSD, SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110111001i1111<tdddddddd< td="">ssssssssSUBSD, SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110101011i1111<tdddddddd< td="">ssssssssDNSD, SSubtract S from D if D > S<!--</td--><td></td><td></td><td></td><td></td><td></td><td>1</td><td></td></tdddddddd<></tdddddddd<></tdddddddd<></tddddddddd<></tdddddddd<>						1	
110000 0001 1111 dddddddd sssssss CMPS D,S Compare-signed D to S Result = 0 Signed Borrow 0 4 110001 0011 1111 dddddddd ssssssss CMPSX D,S Compare-signed-extended D to S+C Z & (Result = 0) Signed Borrow 0 4 110010 0011 1111 dddddddd ssssssss ADD D,S Add-extended S+C into D Z & (Result = 0) Unsigned Borrow 0 4 110011 0011 1111 ddddddddd ssssssss SUBX D,S Subtract-extended S+C into D Z & (Result = 0) Unsigned Borrow 0 4 110010 0011 1111 ddddddddd ssssssss SUBS D,S Subtract-signed S into D Result = 0 Signed Overflow 1 4 110101 0011 1111 ddddddddd ssssssss SUBS D,S Subtract-signed-extended S+C into D Z & (Result = 0) Signed Overflow 1 4 110101 0111 1111 ddddddddd ssssssss SUBS D,S Subtract S inde S from D						-	
110001000i1111ddddddddsssssssCMPSXD,SCompare-signed-extended D to S+CZ & (Result = 0)Signed Borrow04110010001i1111 <tdddddddd< td="">ssssssssADDXD,SAdd-extended S+C into DZ & (Result = 0)Unsigned Carry14110011001i1111<tdddddddd< td="">ssssssssSUBXD,SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow04110011000i1111<tdddddddd< td="">ssssssssCMPXD,SCompare-extended D to S+CZ & (Result = 0)Unsigned Borrow04110100001i1111<tddddddddd< td="">ssssssssADDSD,SCompare-extended D to S+CZ & (Result = 0)Signed Overflow14110101001i1111<tddddddddd< td="">ssssssssADDSD,SSubtract-signed S into DResult = 0Signed Overflow14110110001i1111<tdddddddd< td="">ssssssssSUBSXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110111001i1111<tddddddddd< td="">ssssssssSUBSXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14111000001i1111<tddddddddd< td="">ssssssssSUBSXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14111010001i1111<tddddddddd< td="">sssssssssSUBSXD,SSu</tddddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>						-	
110010001i1111ddddddddsssssssADXD,SAdd-extended S+C into DZ & (Result = 0)Unsigned Carry14110011001i1111 <tdddddddd< td="">ssssssssSUBXD,SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow14110011000i1111<tdddddddd< td="">ssssssssCMPXD,SCompare-extended D to S+CZ & (Result = 0)Unsigned Borrow04110100001i1111<tdddddddd< td="">ssssssssADDSD,SAdd-signed S into DResult = 0Signed Overflow14110101001i1111<tdddddddd< td="">ssssssssSUBSD,SSubtract-signed S from DResult = 0Signed Overflow14110111001i1111<tdddddddd< td="">ssssssssSUBSXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110101001i1111<tdddddddd< td="">ssssssssSUBSXD,SSubtract S from D if D => SD = SUnsigned (D => S)04111000000i1111<tdddddddd< td="">ssssssssDJNZD,SDec D, jump if not zero to S (no jump = 8 clocks)Result = 0004 or 8111010000i1111<tdddddddd< td="">ssssssssTJZD,STest D, jump if zero to S (no jump = 8 clocks)Result = 0004 or 8111010000i1111<tdddddddd< td="">ssssssssTJZD,STest D, jump if zero to S (no jump = 8 cloc</tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>			* 0		v		
110011001i1111ddddddddsssssssSUBXD, SSubtract-extended S+C from DZ & (Result = 0)Unsigned Borrow14110011000i1111 <tdddddddd< td="">ssssssssCMPXD, SCompare-extended D to S+CZ & (Result = 0)Unsigned Borrow04110100001i1111<tdddddddd< td="">ssssssssADDSD, SAdd-signed S into DResult = 0Signed Overflow14110101001i1111<tdddddddd< td="">ssssssssSUBSD, SSubtract-signed S from DResult = 0Signed Overflow14110110001i1111<tdddddddd< td="">ssssssssSUBSD, SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14110100001i1111<tddddddddd< td="">ssssssssSUBSD, SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14111000000i1111<tddddddddd< td="">ssssssssSUBSD, SSubtract S from D if D => SD = SUnsigned Moreflow14111001001i1111<tdddddddd< td="">ssssssssTJNZD, STest D, jump if not zero to S (no jump = 8 clocks)Result = 0004 or S111010000i1111<tdddddddd< td="">ssssssssTJZD, STest D, jump if zero to S (no jump = 8 clocks)Result = 0004 or S111001000i1111<tdddddddd< td="">ssssssssTJZD, STest D, jump if z</tdddddddd<></tdddddddd<></tdddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>			* 0		v		
110011 000i 1111 dddddddd sssssss CMPX D,S Compare-extended D to S+C Z & (Result = 0) Unsigned Borrow 0 4 110100 001i 1111 dddddddd sssssss ADDS D,S Add-signed S into D Result = 0 Signed Overflow 1 4 110101 001i 1111 dddddddd sssssss SUBS D,S Subtract-signed S from D Result = 0 Signed Overflow 1 4 110110 001i 1111 dddddddd ssssssss ADDSX D,S Subtract-signed A from D Z & (Result = 0) Signed Overflow 1 4 110110 001i 1111 ddddddddd sssssss SUBSX D,S Subtract Signed-extended S+C from D Z & (Result = 0) Signed Overflow 1 4 111001 001i 1111 ddddddddd ssssssss SUBSX D,S Subtract S from D if D => S D = S Unsigned (D => S) 0 4 111001 001i 1111 ddddddddd ssssssss JJNZ D,S Test D, jump if not zero to S (no jump = & clocks) Result = 0 0 0 4 or 8 111010 000i 1111 ddddddddd ssssssss TJZ D,S Test D, jump if zero to S (no jump = & clocks) Result = 0 0 0 4 or 8 111101 000i 1111 dddddddd ssssssss					<u> </u>	1	
110100001i1111ddddddddsssssssADDSD,SAdd-signed S into DResult = 0Signed Overflow14110101001i1111 <tdddddddd< td="">sssssssSUBSD,SSubtract-signed S from DResult = 0Signed Overflow14110110001i1111<tdddddddd< td="">ssssssssADDSXD,SSubtract-signed S from DZ & (Result = 0)Signed Overflow14110110001i1111<tdddddddd< td="">ssssssssADDSXD,SSubtract-signed-extended S+C fron DZ & (Result = 0)Signed Overflow14110010000i1111<tdddddddd< td="">ssssssssSUBSXD,SSubtract-signed-extended S+C fron DZ & (Result = 0)Signed Overflow1411000000i1111<tdddddddd< td="">ssssssssD,SSubtract S from D if D => SD = SUnsigned Borrow14 or 8111010000i1111<tddddddddd< td="">ssssssssTJNZD,STest D, jump if not zero to S (no jump = 8 clocks)Result = 0004 or 8111011000i1111<tddddddddd< td="">ssssssssWAITPEQ D,STest D, jump if zero to S (no jump = 8 clocks)Result = 0-05+111100000i1111<tdddddddd< td="">ssssssssWAITPEQ D,SWait for pins equal - (INA & S) = DResult = 0-05+111101000i1111<tdddddddd< td="">ssssssssWAITPEQ D,SWait for pins not equal - (INA & S) != DResult = 0<t< td=""><td></td><td></td><td></td><td>· · · · · · · · · · · · · · · · · · ·</td><td>, v</td><td>0</td><td></td></t<></tdddddddd<></tdddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>				· · · · · · · · · · · · · · · · · · ·	, v	0	
110101001i1111ddddddddsssssssSUBSD,SSubtract-signed S from DResult = 0Signed Overflow14110110001i1111 <tdddddddd< td="">ssssssssADDSXD,SAdd-signed-extended S+C into DZ & (Result = 0)Signed Overflow14110111001i1111<tdddddddd< td="">ssssssssSUBSXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14111000000i1111<tdddddddd< td="">ssssssssCMPSUBD,SSubtract S from D if D => SD = SUnsigned (D => S)04111001001i1111<tddddddddd< td="">ssssssssD,SDySDec D, jump if not zero to S (no jump = 8 clocks)Result = 0Unsigned Borrow14 or 8111010000i1111<tddddddddd< td="">ssssssssTJNZD,STest D, jump if not zero to S (no jump = 8 clocks)Result = 0004 or 8111010000i1111<tddddddddd< td="">ssssssssTJZD,STest D, jump if zero to S (no jump = 8 clocks)Result = 0004 or 8111010000i1111<tddddddddd< td="">ssssssssWAITPEQD,SWait for pins equal - (INA & S) = DResult = 0-05+111100000i1111<tddddddddd< td="">ssssssssWAITPEDD,SWait for pins not equal - (INA & S) = DResult = 0-05+111100001i1111<tddddddddd< td="">ssssssssWAITPNED,S<</tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tdddddddd<></tdddddddd<></tdddddddd<>			*	· · · · · · · · · · · · · · · · · · ·	, v		
110110001i1111ddddddddsssssssADSXD,SAdd-signed-extended S+C into DZ & (Result = 0)Signed Overflow14110111001i1111ddddddddssssssssSUBSXD,SSubtract-signed-extended S+C from DZ & (Result = 0)Signed Overflow14111000000i1111ddddddddssssssssCMPSUBD,SSubtract S from D if D => SD = SUnsigned (D => S)04111001001i1111 <tdddddddd< td="">ssssssssDJNZD,SDec D, jump if not zero to S (no jump = 8 clocks)Result = 0Unsigned Borrow14 or 8111010000i1111<tddddddddd< td="">ssssssssTJNZD,STest D, jump if not zero to S (no jump = 8 clocks)Result = 0004 or 8111010000i1111<tddddddddd< td="">ssssssssTJZD,STest D, jump if zero to S (no jump = 8 clocks)Result = 0004 or 8111010000i1111<tddddddddd< td="">ssssssssWAITPEQD,SWait for pins equal - (INA & S) = DResult = 0-05+111101000i1111<tddddddddd< td="">ssssssssWAITENED,SWait for pins not equal - (INA & S) = DResult = 0-05+111110001i1111<tddddddddd< td="">ssssssssWAITCNTD,SWait for video peripheral to grab D and SResult = 0-05+111111000i1111<tddddddddd< td="">sssssssssWAITCNT<</tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tddddddddd<></tdddddddd<>					v		
110111 001i 1111 dddddddd sssssss SUBSX D,S Subtract-signed-extended S+C from D Z & (Result = 0) Signed Overflow 1 4 111000 000i 1111 ddddddddd sssssss CMPSUB D,S Subtract S from D if D => S D = S Unsigned (D => S) 0 4 111001 001i 1111 ddddddddd ssssssss DJNZ D,S De C, jump if not zero to S (no jump = 8 clocks) Result = 0 Unsigned Borrow 1 4 or 8 111010 000i 1111 ddddddddd sssssss TJZ D,S Test D, jump if not zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111010 000i 1111 ddddddddd sssssss TJZ D,S Test D, jump if zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111100 000i 1111 ddddddddd ssssssss WAITPEQ D,S Wait for pins equal - (INA & S) = D Result = 0 0 0 4 or 8 11110 000i 1111 ddddddddd sssssss WAITPE D,S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 111110 001i 1111 ddddddddd ssssssss WAITCNT D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+ 111110 000i 1111 ddddddddd ssssssss WAITCNT D,S Wait for video peripheral to grab D and S			0		Ŭ	1	
111000 000i 1111 dddddddd sssssss CMPSUB D,S Subtract S from D if D => S D = S Unsigned (D => S) 0 4 111001 001i 1111 ddddddddd sssssss DJNZ D,S Dec D, jump if not zero to S (no jump = 8 clocks) Result = 0 Unsigned Borrow 1 4 or 8 111010 000i 1111 ddddddddd sssssss TJNZ D,S Test D, jump if not zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111010 000i 1111 ddddddddd sssssss TJZ D,S Test D, jump if zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111010 000i 1111 ddddddddd sssssss WAITPEQ D,S Wait for pins equal - (INA & S) = D Result = 0 - 0 5+ 11110 000i 1111 ddddddddd ssssssss WAITPNE D,S Wait for pins not equal - (INA & S)!= D Result = 0 - 0 5+ 11110 001i 1111 ddddddddd ssssssss WAITCNT D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+ 11111 000i 1111 ddddddddd ssssssss WAITCNT D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+ 111110 000i 1111 ddddddddd sssssssss WAITCNT D,S Wait for video peri				· · · · · · · · · · · · · · · · · · ·	v	1	
111001 001i 1111 dddddddd sssssss DJNZ D,S Dec D, jump if not zero to S (no jump = 8 clocks) Result = 0 Unsigned Borrow 1 4 or 8 111010 000i 1111 ddddddddd sssssss TJNZ D,S Test D, jump if not zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111011 000i 1111 ddddddddd sssssss TJZ D,S Test D, jump if zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 11100 000i 1111 dddddddd sssssss WAITPRE D,S Vait for pins equal - (INA & S) = D Result = 0 - 0 5+ 11110 000i 1111 ddddddddd sssssss WAITPNE D,S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 11110 001i 1111 ddddddddd ssssssss WAITCNT D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+ 11111 000i 1111 ddddddddd ssssssss WAITVID D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+				· · · · · · · · · · · · · · · · · · ·	v	0	
111010 000i 1111 dddddddd sssssss TJNZ D, S Test D, jump if not zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111011 000i 1111 dddddddd sssssss TJZ D, S Test D, jump if not zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111001 000i 1111 dddddddd sssssss WAITPEQ D, S Wait for pins equal - (INA & S) = D Result = 0 - 0 5+ 111101 000i 1111 dddddddd ssssssss WAITPPE D, S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 111100 001i 1111 ddddddddd ssssssss WAITPNE D, S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 111100 001i 1111 ddddddddd ssssssss WAITCNT D, S Wait for CNT = D, then add S into D Result = 0 - 0 5+ 111111 000i 1111 ddddddddd ssssssss WAITVID D, S Wait for video peripheral to grab D and S Result = 0					,	1	
111011 000i 1111 dddddddd sssssss TJZ D,S Test D, jump if zero to S (no jump = 8 clocks) Result = 0 0 0 4 or 8 111100 000i 1111 ddddddddd sssssss WAITPEQ D,S Wait for pins equal - (INA & S) = D Result = 0 - 0 5+ 111100 000i 1111 ddddddddd sssssss WAITPEQ D,S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 111100 001i 1111 ddddddddd sssssss WAITPNE D,S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 111100 001i 1111 ddddddddd sssssss WAITCNT D,S Wait for CNT = D, then add S into D Result = 0 Unsigned Carry 1 5+ 111111 000i 1111 ddddddddd ssssssss WAITVID D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+	TITIOT AATT TITI AAAAAAAAAAAAAAAAAAAAAAA				ů.	1	
111100 000i 1111 dddddddd sssssss WAITPEQ D,S Wait for pins equal - (INA & S) = D Result = 0 - 0 5+ 111101 000i 1111 dddddddd ssssssss WAITPNE D,S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 111100 001i 1111 dddddddd ssssssss WAITCNT D,S Wait for CNT = D, then add S into D Result = 0 Unsigned Carry 1 5+ 111110 000i 1111 dddddddd ssssssss WAITVID D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+					-		
111101 000i 1111 dddddddd sssssss WAITPNE D,S Wait for pins not equal - (INA & S) != D Result = 0 - 0 5+ 11110 001i 1111 dddddddd ssssssss WAITCNT D,S Wait for CNT = D, then add S into D Result = 0 Unsigned Carry 1 5+ 11111 000i 1111 dddddddd ssssssss WAITVID D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+	111010 000i 1111 ddddddddd ssssssss					-	
111110 001i 1111 dddddddd sssssss WAITCNT D,S Wait for CNT = D, then add S into D Result = 0 Unsigned Carry 1 5+ 11111 000i 1111 ddddddddd ssssssss WAITVID D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+	111010 000i 1111 ddddddddd ssssssss 111011 000i 1111 ddddddddd ssssssss		Wait for pine equal $(INA \& S) = D$	Result = 0			
111111 000i 1111 ddddddddd ssssssss WAITVID D,S Wait for video peripheral to grab D and S Result = 0 - 0 5+	111010 000i 1111 dddddddd ssssssss 111011 000i 1111 dddddddd ssssssss 11100 000i 1111 dddddddd ssssssss	WAITPEQ D,S			-		
	111010 000i 1111 dddddddd ssssssss 111011 000i 1111 dddddddd ssssssss 11100 000i 1111 dddddddd sssssss 111100 000i 1111 dddddddd sssssss 111101 000i 1111 dddddddd sssssss	WAITPEQ D,S WAITPNE D,S	Wait for pins not equal - (INA & S) != D	Result = 0	-	0	5+
0000 NOP No operation, just elapses 4 clocks 4	111010 000i 1111 ddddddd sssssss 111011 000i 1111 ddddddd ssssssss 11100 000i 1111 ddddddd ssssssss 11100 000i 1111 ddddddd ssssssss 11100 000i 1111 ddddddd ssssssss 11101 000i 1111 dddddddd ssssssss 11110 001i 1111 dddddddd ssssssss	WAITPEQ D,S WAITPNE D,S WAITCNT D,S	Wait for pins not equal - (INA & S) != D Wait for CNT = D, then add S into D	Result = 0 $Result = 0$	- Unsigned Carry	0	5+ 5+

* The HUB allows each COG an opportunity to execute a HUB instruction every 16 clocks. Because each COG runs independently of the HUB, each COG must sync to the HUB when executing a HUB instruction. This will cause a HUB instruction to take between 7 and 22 clocks. Afterwards, there will be 9 free clocks before a subsequent HUB instruction can execute and take the minimal 7 clocks. This is enough time to execute two 4-clock instructions without missing the next sync. So, to minimize clock waste, you can insert two normal instructions between any two otherwise-contiguous HUB instructions, without any increase in execution time. Beware that HUB instruction cause execution timing to appear indeterminate - particularly, the first HUB instruction in a sequence.

HUB Instructions

The instructions which access main memory, the global CLK register, the COGs, and the LOCKs are all 'HUB' instructions. What critically transpires during their execution is a function of the central HUB, which coordinates chip-wide operations.

The HUB runs at half the COGs' clock frequency, serving each of the eight COGs, in turn, with each subsequent clock. From the COGs' perspectives, this is once every 16 clocks. Because the HUB runs steadily, dedicating a clock cycle to each COG, and because the COGs run independently, taking various numbers of clocks for different instructions, each COG must re-sync to the HUB whenever it executes a HUB instruction. This results in execution times ranging from 7 to 22 clocks for each hub instruction. Once a HUB instruction has executed, there will be 9 free clocks before another HUB instruction could execute and take the minimal 7 clocks. Nine clocks is enough time for two 4-clock instructions to execute before another HUB instruction would take 8 clocks. So, to minimize clock waste, you can insert two 4-clock instructions between any two otherwise-contiguous HUB instructions without any increase in execution time. Beware that HUB instructions can inject jitter into your execution schedule – particularly the first one in a sequence. For deterministic timing, you might want to place them outside of time-critical code sequences in which the HUB-sync is unknown.

The following sub-sections elaborate on different HUB instruction groups.

Main memory access

The HUB instructions which access main memory are:

RDBYTE	D,S	'Read byte at S into D and zero-extend
RDWORD	D,S	'Read word at S into D and zero-extend
RDLONG	D,S	'Read long at S into D
WRBYTE	D,S	'Write D into byte at S
WRWORD	D,S	'Write D into word at S
WRLONG	D,S	'Write D into long at S

The main memory is 64K bytes in size and can be accessed from any COG. It is accessible as 64K bytes, 32K words, or 16K longs.

All accesses are aligned according to data size. Words can only begin at even addresses and longs can only begin at even-even addresses. Of course, the programmer can arrange his data any way he wants, but to take advantage of efficient word and long accesses, he must pay attention to alignment.

CLK register write

Inside the HUB is a global CLK register which selects the master clock. A single HUB instruction used to set this register:

CLKSET D 'Write D[7..0] into the global CLK register

See the documentation on the Global CLK Register for a detailed description of its function.

COG control

There are three HUB instructions which govern the starting and stopping of COGs:

COGID	D	'Get this COG number into D
COGINIT	D	'Init a cog according to D
COGSTOP	D	'Stop cog number D

COGID writes the executing COG number into D. This instruction is used when a COG needs to know 'who' it is, among the eight, for the purpose of stopping or restarting itself.

COGINIT is the instruction used to start or restart a COG. The D register has three fields within it that determine which COG gets started, where its program begins in main memory, and what its PAR register will contain.

D[31..18] will be written to bits [15..2] of the started COG's PAR register. By this mechanism, a long address parameter can be conveyed to a COG at start-time. This parameter is intended to be used as a pointer to some agreed-upon structure in main memory via which communication with another COG (or COGs) may take place.

D[17..4] specifies the long address in main memory of the COG program to be loaded. COG registers \$000..\$1EF will be loaded sequentially, starting at this address. The writable COG registers \$1F4..\$1FF will be initialized to 0. When the loading and initializing are complete, the started COG will begin executing from register \$000.

D[3] determines whether a new COG or a specified COG will be started.

If D[3] is '1', the HUB will start the lowest-numbered inactive COG and return that COG's number (0..7) into D. The C flag will also be used to convey whether or not there was an inactive COG available. A '0' in C indicates that the operation was successful. A '1' indicates that no COG was available and none was started. Be sure to put both the 'WR' and 'WC' modifiers after the COGINIT instruction so that these results will be written into D and C. Starting COGs in this fashion means that you will never have to plan which COG will run what program. The HUB, which knows the instantaneous state of all COGs, will do the picking for you.

If D[3] is '0', the HUB will start the COG numbered in D[2..0]. This is useful for restarting active COGs. To start a new COG, it is recommended that you use the D[3] = '1' approach, detailed above.

COGSTOP simply stops the COG numbered in D[2..0]. When a COG is stopped, it receives no clock and consumes no power. It will be held in an inactive reset state until started by a COGINIT instruction.

LOCK usage

LOCKs are special global bits which can be utilized to solve the problem of multiple-access contention, or cross-COG clobbering.

Imagine you have an area in main memory which holds some data that is to be accessed by more than one COG. If the elemental data exceeds a long, in size, it will take multiple reads or writes for any COG to access it. It would be necessary to avoid the possibility of one or more COGs reading data while one or more other COGs are writing (or *think* they are writing) the same data. Access needs to be limited to one COG at a time, in order to avoid misreads and miswrites. Such exclusive access control can be achieved by using a LOCK.

A LOCK is a global bit that can be set or cleared by any COG through certain HUB instructions. At the time a COG sets or clears a LOCK, it can also learn the prior state of that LOCK. The fact that the HUB allows only one COG at a time to set or clear a LOCK, makes this an effective access control mechanism.

To use a LOCK, all COGs which intend to share some resource must agree on a LOCK number and its initial state. For our discussion, let's make the LOCK's initial state '0'. Now, for any COG to gain exclusive access to the shared resource, it must keep setting the LOCK until it sees that its prior state was '0'. After this, all other COGs will get only '1's back. The winning COG now has exclusive access to the resource. When it is done accessing the resource, it must clear the LOCK so that another COG can gain access. LOCKs may be used creatively for many such purposes.

The HUB maintains an inventory of eight LOCKs. It keeps track of which LOCKs are available for check-out and notes when a LOCK is returned. On reset, all LOCKs are 'returned' and ready for check-out. Though it's possible to set or clear any arbitrary LOCK, it is recommended that you check-out a LOCK, so that the HUB will know that it is in use and will not grant it to some other COG. It's also critical to return the LOCK when you are through with it, so that it may be checked out again.

There are four HUB instructions used to manipulate LOCKs:

LOCKNEW D	WC	'Check-out a new LOCK number into D, C=1 if none
LOCKRET D		'Return LOCK number D
LOCKSET D	WC	'Set LOCK number D, C=prior LOCK state
LOCKCLR D	WC	'Clear LOCK number D, C=prior LOCK state

LOCKNEW checks out a new LOCK from the HUB and puts its number (0..7) into D. The C flag is used to convey whether or not the operation was successful. A '0' indicates success, while a '1' indicates that no free LOCK was available. Be sure to put a 'WC' modifier after the instruction, so that C will be written.

LOCKRET returns the LOCK numbered in D[2..0] to the HUB's inventory.

LOCKSET sets the LOCK numbered in D[2..0] and, if 'WC' is after the instruction, writes the LOCK's prior state into the C flag.

LOCKCLR clears the LOCK numbered in D[2..0] and, if 'WC' is after the instruction, writes the LOCK's prior state into the C flag.

Branching Instructions

Branching instructions are used to alter the course of the COG's program counter, or PC. The PC is a 9-bit counter that tracks the program's execution address. It normally increments with each instruction, but it can be loaded with an arbitrary value via branching instructions.

Important note: All the branching instructions (except 'RET') use S to specify the branch address. Always remember to put '#' in front of the S expression when you intend to jump to a constant address. This will almost always be the case in your code. If you don't use the '#', you will be specifying a register's contents as your branch address. Sometimes, you may want to do this, but most often your intent will be to branch to a constant address and you must remember to use '#'. For the applicable instructions cited in this section, both forms will be shown to keep you mindful of this critical issue.

Important note #2: Remember, like all other instructions, these branches can be preceded by conditionals, making them into conditional branches.

The simplest branch instruction is 'JMP S'. This simply sets the PC to S[8..0]:

JMP	#S	'Jump	to	the c	onstant	addr	ress S
JMP	S	'Jump	to	where	registe	er S	points

The most complex branch instruction is 'JMPRET D,S'. This is like 'JMP S' but has the additional effect of writing PC+1 (what would have been the next execution address) into bits 8..0 of D. The purpose of that extra action is to insert a 'return address' into a 'JMP #S' instruction's sssssss bit field. This way, if the code branched to by 'JMPRET D,S' ends with a 'JMP #S' instruction at the D address, that segment of code effectively becomes a subroutine that many identical 'JMPRET D,S' instructions could branch to, and then return from.

Here is 'JMPRET':

JMPRET D,#S 'Jump to the constant address S and set D[8..0] to PC+1 JMPRET D,S 'Jump to where register S points and set D[8..0] to PC+1

To keep you sane, the assembler provides special 'CALL' and 'RET' instructions which form 'JMPRET D,#S' and 'JMP #S' instructions, respectively. This makes it easy to realize the subroutine scheme described above. These special instructions must be used with coordinated symbol names that you make up. To use the 'CALL' instruction, you must specify a '#' followed by the symbolic name of the subroutine you are calling. There must be, somewhere in your program, an identical symbol name which ends with '_ret' and precedes a 'RET' instruction. The assembler uses the address of the +'_ret' symbol as the D in the 'JMPRET D,#S', or 'CALL' instruction; the S comes from the subroutine's start symbol. The 'RET' instruction is assembled as 'JMP #0', but gets modified at runtime. Here is a contextual example of these instructions:

	CALL	#subl	'Call to the constant address "sub1" '…and set the sssssssss bit field of "sub1_ret" to PC+1
'			
subl subl_ret	<code> RET</code>		'Start of "subl" subroutine 'Return to caller (sssssssss modified, jump to #S)

Note that the COG has no call stack. It uses end-of-subroutine jumps to return to callers. For this reason, subroutines cannot be called recursively. However, there is no 'depth' limit.

Finally, there are three conditional branching instructions which branch according to D:

DJNZ	D,#S	'Decrement D, jump to constant address S if D is not 0
DJNZ	D,S	'Decrement D, jump to where register S points if D is not 0
TJNZ	D,#S	'Test D, jump to constant address S if D is not 0
TJNZ	D,S	'Test D, jump to where register S points if D is not 0
TJZ	D,#S	'Test D, jump to constant address S if D is 0
TJZ	D,S	'Test D, jump to where register S points if D is 0

These D-dependent branches are very useful for fast looping. They take 4 clocks when they branch, and 8 clocks when they don't.

Add, Subtract, and Compare Instructions

There is a variety of add, subtract, and compare instructions which warrants elaboration. Some instructions perform unsigned math, while others perform signed math. Some perform base-long operations, while others perform extended-long operations. The differences lie in how the Z and C flags are treated, particularly the C flag. By having several adder-based instructions that treat the C flag differently, the need for separate overflow and sign flags is gotten around. This two-flag system allows for a compact, but complete 4-bit condition code to gate the operation of each instruction.

Below is a table of the basic math instructions:

ADD/SUB/CMP	Base		Extended	
	ADD	D,S	ADDX	D,S
Unsigned	SUB	D,S	SUBX	D,S
	CMP	D,S	CMPX	D,S
	ADDS	D,S	ADDSX	D,S
Signed	SUBS	D,S	SUBSX	D,S
	CMPS	D,S	CMPSX	D,S

Here are the unsigned base instructions, shown with both flags written:

ADD	D,S	WZ,WC	'Add S into D, Z=1 if O, C=1 if carry
SUB	D,S	WZ,WC	'Subtract S from D, Z=1 if 0, C=1 if borrow
CMP	D,S	WZ,WC	'Compare D to S, Z=1 if 0, C=1 if borrow

Next are the signed base instructions, shown with both flags written:

ADDS	D,S	WZ,WC	'Add-signed S into D, Z=1 if 0, C=1 if overflow
SUBS	D,S	WZ,WC	'Subtract-signed S from D, Z=1 if 0, C=1 if overflow
CMPS	D,S	WZ,WC	'Compare-signed D to S, Z=1 if 0, C=1 if borrow

In the signed 'ADDS' and 'SUBS' instructions, an overflow, or C=1, occurs when the result is either above \$7FFFFFFF or below 8000000 - the range of signed long values. The signed 'CMPS' instruction, however, produces a signed borrow, or C=1, if S is greater than D, signs considered.

The unsigned and extended instructions are shown below with both flags written:

ADDX	D,S	wz,wc	'Add-extended S+C into D, AND Z, C=1 if carry
SUBX	D,S	wz,wc	'Subtract-extended S+C from D, AND Z, C=1 if borrow
CMPX	D,S	WZ,WC	'Compare-extended D to S+C, AND Z, C=1 if borrow

These instructions differ from 'ADD', 'SUB', and 'CMP' by incorporating C into the computation, and by AND'ing the old Z with what would have been the new Z. These extra qualities make these instructions chainable. For example, the following double-long operations wind up with Z and C valid for the entire 64-bit operation:

ADD	D0,S0	WZ,WC	'Add lower longs, affect flags
ADDX	D1,S1	WZ,WC	'Add upper longs, Z=1 if 0, C=1 if carry
SUB	D0,S0	WZ,WC	'Subtract lower longs, affect flags
SUBX	D1,S1	WZ,WC	'Subtract upper longs, Z=1 if 0, C=1 if borrow
CMP	D0,S0	WZ,WC	'Compare lower longs, affect flags
CMPX	D1,S1	WZ,WC	'Compare upper longs, Z=1 if 0, C=1 if borrow

These operations could be further extended by adding an extra 'ADDX', 'SUBX', or 'CMPX' for every additional long pair to be operated on.

The signed and extended instructions are as follows, shown with both flags written:

SUBSX	D,S	WZ,WC	'Sub-signed-extended S+C from D, AND Z, C=overflow
CMPSX	D,S	WZ,WC	'Compare-signed-extended D to S+C, AND Z, C=borrow

Like 'ADDX', 'SUBX', and 'CMPX', these instructions incorporate C into the operation, and AND the old Z with what would have been the new Z. The difference is in their C flag output, which is signed. Here they are, used in double-long operations, with both Z and C valid afterwards for the entire 64-bit operation:

ADD	D0,S0	WZ,WC	'Add lower longs, then signed-extended uppers
ADDSX	D1,S1	WZ,WC	'Z=1 if 0, C=1 if overflow
SUB	D0,S0	WZ,WC	'Subtract lower longs, then signed-extended uppers
SUBSX	D1,S1	WZ,WC	'Z=1 if 0, C=1 if overflow
CMP	D0,S0	WZ,WC	'Compare lower longs, then signed-extended uppers
CMPSX	D1,S1	WZ,WC	'Z=1 if 0, C=1 if signed borrow

To extend these further, 'ADDX', 'SUBX', and 'CMPX' instructions may be inserted between the shown pairs to handle any middlelongs. In a multiple-long signed operation, the beginning instruction is unsigned, any middle instructions are unsigned-extended, and the last instruction is signed-extended.

All these add, subtract, and compare instructions are quite similar. The differences lie in whether they are signed (C indicates overflow or signed borrow) and whether they are extended (C flag incorporated into operation, and Z flag AND'd).

Multiplication, Division, and Square Root

Multiplication, division, and square root can be computed by using add, subtract, and shift instructions.

Here is an unsigned multiplier routine that multiplies two 16-bit values to yield a 32-bit product:

	' ' Multiply x[150] by y[150] (y[3116] must be 0) ' on exit, product in y[310]						
' UII EXIC, PIOC	iuce in y	[]]0]					
multiply	shl mov shr	x,#16 t,#16 y,#1	WC	'get multiplicand into x[3116] 'ready for 16 multiplier bits 'get initial multiplier bit into	С		
:loop if_c	add rcr djnz	y,x y,#1 t,#:loc	wc wc pp	'if c set, add multiplicand into 'get next multiplier bit into c, 'loop until done	-		
multiply_ret	ret			'return with product in y[310]			

The above routine's execution time could be cut by $\sim 1/3$ if the loop was unrolled, repeating the 'add'/'rcr' sequence and getting rid of the 'DJNZ' instruction.

Division is like multiplication, but backwards. It is potentially more complex, though, because a comparison test must be performed before a subtraction can take place. To remedy this, there is a special 'CMPSUB D,S' instructions which tests to see if a subtraction can be performed without causing an underflow. If no underflow would occur, the subtraction takes place and the C output is 1. If an underflow would occur, D is left alone and the C output is 0.

Here is an unsigned divider routine that divides a 32-bit value by a 16-bit value to yield a 16-bit quotient and a 16-bit remainder:

		150] (y[16] mus in x[150] and p	st be 0) remainder is in x[3116]
divide	shl	y,#15	'get divisor into y[3015]
	mov	t,#16	'ready for 16 quotient bits
:loop	cmpsub	x,y wc	'if y =< x then subtract it, quotient bit into c
	rcl	x,#1	'rotate c into quotient, shift dividend
	djnz	t,#:loop	'loop until done

Like the multiplier routine, this divider routine could be recoded with a sequence of 16 'CMPSUB'+'RCL' instruction pairs to get rid of the 'DJNZ' and cut execution time by $\sim 1/3$. By making such changes, speed can often be gained at the expense of code size.

Here is a square-root routine that uses the 'CMPSUB' instruction:

' Compute squar '	re-root c	of y[31	0] into	x[150]
root	mov mov mov	a,#0 x,#0 t,#16		'reset accumulator 'reset root 'ready for 16 root bits
:loop	shl rcl shl rcl shl or cmpsub shr	y,#1 a,#1 x,#2 x,#1 a,x x,#2	wc wc	'rotate top two bits of y into accumulator 'determine next bit of root
	rcl djnz	x,#1 t,#:loc	p	'loop until done
root_ret	ret			'square root in x[150]

Many complex math functions can be realized by additions, subtractions, and shifts. Though specific examples were given here, these types of algorithms may be coded in many different ways to best suit the application.

WAIT Instructions

The 'wait' instructions are used to stall the COG until some target condition is met. Once a wait instruction is engaged, the target condition is re-checked every clock cycle. Once the condition is met, the instruction finishes and the next instruction executes. During the wait, COG power consumption is reduced. These instructions are mainly used to align a COG's execution timing with some event.

The first two wait instructions deal with the I/O pins' input states. They wait for some set of pins to either equal, or not equal, some set of states. The S operand is used as a mask to isolate the pins of importance, while the D operand is the value to compare the isolated pins to. These instructions are as follows:

WAITPEQ D,S	'Wait	for	(INA	&	S)	to	equal D
WAITPNE D,S	'Wait	for	(INA	&	S)	to	not equal D

The 'WAITCNT D,S' instruction waits for the global free-running 32-bit counter to equal some value. The global counter increments at the COG clock rate and can be read via the CNT register in each COG. Keep in mind that 32 bits can take a long time to wrap around if you miss the mark. This instruction is:

WAITCNT D,S 'Wait for CNT to equal D, then add S into D

By adding S into D, this instruction can singly serve as a synchronization mechanism to align execution to a fixed period. Here is an example of this:

	mov dira,#1 add time,cnt	'Make P0 an output 'Add cnt into time to accommodate the initial sync
:loop	waitcnt time,period xor outa,#1 <code></code>	'(re)sync to cnt, adding in the period afterwards 'toggle P0 - always on the same relative clock 'put non-deterministic code after time-critical code
	jmp #:loop	'loop to re-sync to the next period

time	long	3	'cnt-tracking variable, initial 3 accommodates sync
period	long	100	'100 clocks per period

Lastly, there is the 'WAITVID D,S' instruction which passes color and pixel data to the video peripheral. The video peripheral must be running for this instruction not to hang:

WAITVID D,S 'Hand off colors in D, pixels in S

When the video peripheral is ready for its next set of color and pixel data, it grabs D and S, regardless of what instruction the COG is currently executing. It is critical that the COG be waiting in a 'WAITVID D,S' instruction when this happens – otherwise, the video peripheral picks up indeterminate data and displays it. You have to make sure your program beats the video peripheral to the pickup.

Main Memory

Address Range	Memory Type	Contents
\$0000-\$7FFF	RAM	User Memory – 8,192 longs / 16,384 words / 32,768 bytes
\$8000-\$BFFF	ROM	Character Definitions – 4,096 longs define 256 different 16 x 32-pixel characters
\$C000-\$CFFF	ROM	Log Table – 2,048 words of fractional exponents
\$D000-\$DFFF	ROM	Anti-Log Table – 2,048 words of top-bit-set 17-bit mantissas
\$E000-\$F001	ROM	Sine Table – 2,049 unsigned words cover 0° to 90° of sine, inclusively
\$F002-\$FFFF	ROM	Booter and Interpreter programs

The tables in ROM are intended to facilitate real-time signal processing by high-speed assembly language programs. High-level programs may not find much direct use for this data, though they may leverage objects which take advantage of it.

User Memory (\$0000-\$7FFF)

The first half of main memory is all RAM. This space is used for your program, variables, and stack(s).

When a program is loaded into the chip, either serially or from an external EEPROM, this entire memory space is written. Your program will begin at \$0010 and extend for some number of longs. The area after your program, extending to \$7FFF, is used as stack space. Data spanning from \$0000 to \$000F is used mainly to hold the initial interpreter pointers. However, there are two values stored here that might be of interest to your program: a long at \$0000 contains the initial master clock frequency, in Hertz, and a byte at \$000F contains the initial value written into the global CLK register. If you change the global CLK register, you will need to update these two variables so that objects which reference them will have current information. The master clock frequency can be read as 'FREQ' in the high-level language. It can also be read *and written* as 'LONG[0]'. The global CLK register copy can be read and written as 'BYTE[15]'.

Character Definitions (\$8000-\$BFFF)

The first half of ROM is dedicated to a set of 256 character definitions. Each character definition is 16 pixels wide by 32 pixels tall. These character definitions can be used for video generation, graphical LCD's, printing, etc.

The character set is based on a North American / Western European layout, with many specialized characters added and inserted. There are connecting waveform and schematic building-block characters, Greek characters commonly used in electronics, and several arrows and bullets.

The character definitions are numbered 0 to 255 from left-to-right, then top-to-bottom, per the diagram below. They are arranged as follows: Each pair of adjacent even-odd characters is merged together to form 32 longs. The first character pair is located in \$8000-\$807F. The second pair occupies \$8080-\$80FF, and so on, until the last pair fills \$BF80-\$BFFF. The character pairs are merged such that each character's 16 horizontal pixels (per row) are spaced apart and interleaved with their neighbors' such that the even character takes bits 0, 2, 4, ...30, and the odd character takes bits 1, 3, 5, ...31. The leftmost pixels are in the lowest bits, while the rightmost pixels are in the highest bits. This forms a long for each row of pixels in the character pair. 32 such longs, building from top row down to bottom, make up the complete merged-pair definition. The definitions are encoded in this manner so that a COG video peripheral can handle the merged longs directly, using color selection to display either the even or the odd character.

Some character codes have inescapable meanings, such as 9 for Tab, 10 for Line Feed, and 13 for Carriage Return (0 can also be touchy). These character codes invoke *actions* and do not equate to static character definitions. For this reason, their character definitions have been used for special four-color characters. These four-color characters are used for drawing 3-D box edges at run-time and are implemented as 16 x 16 pixel cells, as opposed to the normal 16 x 32 pixel cells. They occupy even-odd character pairs 0-1, 8-9, 10-11, and 12-13.



Log and Anti-Log Tables (\$C000-DFFF)

The log and anti-log tables are useful for converting values between their number form and exponent form.

When numbers are encoded into exponent form, simple math operations take on more complex effects. For example 'add' and 'subtract' become 'multiply' and 'divide'. 'Shift-left' becomes 'square' and 'shift-right' becomes 'square-root'. 'Divide by 3' will produce 'cube root'. Once the exponent is converted back to a number, the result will be apparent. This process is imperfect, but quite fast.

For applications where many multiplies and divides must be performed in the absence of many additions and subtractions, exponential encoding can greatly speed things up. Exponential encoding is also useful for compressing numbers into fewer bits – sacrificing resolution at higher magnitude. In many applications, such as audio synthesis, the nature of signals is logarithmic in both frequency and magnitude. Processing such data in exponent form is quite natural and efficient, as it lends a 'linear' simplicity to what is actually logarithmic.

The code examples given below use each table's samples verbatim. Higher resolution could be achieved by linearly interpolating between table samples, since the slope change is very slightly from sample to sample. The cost, though, would be larger code and lower execution speed.

Log Table (\$C000-\$CFFF)

The log table contains data used to convert unsigned numbers into base-2 exponents.

The log table is comprised of 2,048 unsigned words which make up the base-2 *fractional* exponents of numbers. To use this table, you must first determine the *integer* portion of the exponent of the number you are converting. This is simply the leading bit position. For \$60000000 this would be 30 (\$1E). This integer portion will always fit within 5 bits. Isolate these 5 bits into the result so that they occupy bit positions 20..16. In our case of \$60000000, we would now have a partial result of \$001E0000. Next, top-justify and isolate the first 11 bits below the leading bit into positions 11..1. This would be \$0800 for our example. Add \$C000 for the log table base and you now have the actual word address of the fractional exponent. By reading the word at \$C800, we get the value \$95C0. Adding this into the partial result yields \$001E95C0 – that's \$60000000 in exponent form. Note that bits 20..16 make up the integer portion of the exponent, while bits 15..0 make up the fractional portion, with bit 15 being the $\frac{1}{2}$, bit 14 being the $\frac{1}{4}$, and so on, down to bit 0. The exponent can now be manipulated by adding, subtracting, and shifting. Always insure that your math operations will never drive the exponent below 0 or cause it to overflow bit 20. Otherwise, it may not convert back to a number correctly.

Here is a routine that will convert an unsigned number into its base-2 exponent using the log table:

Convert number to exponent on entry: num holds 32-bit unsigned value exp holds 21-bit exponent with 5 integer bits and 16 fractional bits on exit: 'clear exponent numexp mov exp,#0 'get integer portion of exponent num, num4 test WΖ 'while top-justifying number exp,exp4 muxnz if z shl num,#16 num, num3 test W7. muxnz exp,exp3

if_z	shl test muxnz	num,#8 num,num2 exp,exp2	WZ	
if_z	shl test muxnz	num,#4 num,num1 exp,exp1	WZ	
if_z	shl test muxnz	num,#2 num,num0 exp,exp0	WZ	
if_z	shl	num,#1		
	shr and add rdword or	num,#30-11 num,table_mask num,table_log num,num exp,num		'justify sub-leading bits as word offset 'isolate table offset bits 'add log table address 'read fractional portion of exponent 'combine fractional and integer portions
numexp_ret	ret			'91106 clocks '(variance is due to HUB sync on RDWORD)
num4	long	\$FFFF0000		
num3	long	\$FF000000		
num2	long	\$F0000000		
num1 num0	long long	\$C0000000 \$8000000		
exp4	long	\$00100000		
exp3	long	\$00080000		
exp2	long	\$00040000		
expl	long	\$00020000		
exp0	long	\$00010000		
table_mask	long	\$OFFE		'table offset mask
table_log	long	\$C000		'log table base
num	long	0		'input
exp	long	0		'output

Anti-Log Table (\$D000-\$DFFF)

The anti-log table contains data used to convert base 2 exponents into unsigned numbers.

The anti-log table is comprised of 2,048 unsigned words which are each the lower 16-bits of a 17-bit mantissa (the 17^{th} bit is implied and must be set separately). To use this table, shift the top 11 bits of the exponent fraction (bits 15..5) into bits 11..1 and isolate. Add \$D000 for the anti-log table base. Read the word at that location into the result – this is the mantissa. Next, shift the mantissa left to bits 30..15 and set bit 31 – the missing 17^{th} bit of the mantissa. The last step is to shift the result right by 31 minus the exponent integer in bits 20..16. The exponent is now converted to an unsigned number.

Here is a routine that will convert a base-2 exponent into an unsigned number using the anti-log table:

```
ı
 Convert exponent to number
 on entry: exp holds 21-bit exponent with 5 integer bits and 16 fraction bits
 on exit: num holds 32-bit unsigned value
                                                  'get exponent into number
expnum
                mov
                         num, exp
                         num, #15-11
                                                  'justify exponent fraction as word offset
                shr
                         num, table mask
                                                  'isolate table offset bits
                and
                or
                        num, table antilog
                                                   'add anti-log table address
                rdword num, num
                                                   'read mantissa word into number
                                                   'shift mantissa into bits 30..15
                shl
                         num,#15
                                                   'set top bit (17<sup>th</sup> bit of mantissa)
                or
                         num, num0
                         exp,#20-4
                                                  'shift exponent integer into bits 4..0
                shr
                xor
                         exp,#$1F
                                                  'inverse bits to get shift count
                                                   'shift number into final position
                shr
                         num,exp
```

expnum_ret	ret		'4762 clocks '(variance is due to HUB sync on RDWORD)
num0	long	\$80000000	'17 th bit of the mantissa
table_mask	long	\$0FFE	'table offset mask
table_antilog	long	\$C000	'anti-log table base
exp	long	0	'input
num	long	0	'output

Sine Table (\$E000-\$F001)

The sine table provides 2,049 unsigned 16-bit sine samples spanning from 0° to 90°, inclusively (0.0439° resolution).

A small amount of assembly code can mirror and flip the sine table samples to create a full-cycle sine/cosine lookup routine which has 13-bit angle resolution, 17-bit sample resolution, and perfectly-centered minimum, maximum, and zero points, so that full-cycle integration always yields zero (critical for correlators):

' Get sine/cosi	ne				
quadrant angle table index mirror flip	: \$0000 : \$0000 : +offs	\$07FF \$07FF et le	\$0800\$0001 -offset	3 \$1000\$17FF \$0000\$07FF +offset -sample	\$0800\$0001 -offset
' on entry: sin ' on exit: sin '					'1') to \$FFFF0001 ('-1')
getcos getsin getsin_ret	add test test negc or shl rdword negnz	<pre>sin,sin sin,sin sin,sin sin,sin sin,sin sin,#1 sin,sin sin,sin</pre>	90 wc 180 wz L_table	'get quadra 'if quadran 'or in sin 'shift left 'read word	<pre>n, add 90° nt 2 4 into c nt 3 4 into nz t 2 4, negate offset table address >> 1 to get final word address sample from \$E000 to \$F000 t 3 4, negate sample</pre>
getcos_ret	ret			'3954 clo '(variance	cks is due to HUB sync on RDWORD)
sin_90 sin_180 sin_table	long long long	\$0800 \$1000 \$E000 >	> 1	'sine table	base shifted right
sin	long	0			

As with the log and anti-log tables, linear interpolation could be applied to the sine table to achieve higher resolution.

Booter and Interpreter (\$F002-\$FFFF)

The last part of ROM contains the booter and the interpreter. These are assembly language programs which are critical to the operation of the chip.

The booter program runs automatically on reset and is responsible for booting the chip. The booter begins its job by waiting briefly to see if a host is attempting to connect serially on P31 and P30. If a host is present, it can receive a high-level program into RAM. It may then program that data into an external EEPROM and/or launch the interpreter to execute it. If no serial host is present, the booter will attempt to load a high-level program into RAM from an external EEPROM on P29 and P28. If successful, the interpreter will be

launched to execute it. If no EEPROM is present, or the high-level program was corrupted, the booter will shut down the chip to conserve power.

The interpreter program's job is to execute high-level programs. It is initially launched by the booter, in the same COG that the booter was running in. As the interpreter executes a high-level program, it may be directed to re-launch itself into other COGs, so that other high-level programs can run concurrently.

The Global CLK Register

The global CLK register controls the chip's master clock source. It is writable from the high-level 'CLKSET(value)' instruction or the assembly language 'CLKSET D' instruction. Whenever the CLK register is written, a global delay of ~100us will occur as the clock-switchover circuit transitions from potentially one clock source to another.

Whenever this register is changed, a copy of the value written should be placed in BYTE[4]. Also, LONG[0] should be updated with the resulting master clock frequency. This is done so that objects which reference these data will have current information upon which to base their timing calculations.

The CLK register is composed as follows:

Bit	7	6	5	4	3	2	1	0
Name	RESET	PLLENA	OSCENA	OSCM1	OSCM0	CLKSEL2	CLKSEL1	CLKSEL0

RESET	Effect
0	Always write '0' here unless you intend to reset the chip.
1	Same as a hardware reset – reboots the chip.

PLLENA	Effect
0	Disables the PLL circuit.
1	Enables the PLL circuit. The PLL internally multiplies the XIN pin frequency by 16. OSCENA must be '1' to propagate the XIN signal to the PLL. The PLL's internal frequency must be kept within 64MHz to 128MHz – this translates to an XIN frequency range of 4.00MHz to 8.00MHz. Allow 100µs for the PLL to stabilize before switching to one of its outputs via the CLKSEL bits. Once the OSC and PLL circuits are enabled and stabilized, you can switch freely among all clock sources by changing the CLKSEL bits.

OSCENA	Effect
0	Disables the OSC circuit.
1	Enables the OSC circuit so that a clock signal can be input to XIN, or so that XIN and XOUT can function together as a feedback oscillator. The OSCM bits select the operating mode of the OSC circuit. Note that no external resistors or capacitors are required for crystals and resonators. Allow a crystal or resonator 10ms to stabilize before switching to an OSC or PLL output via the CLKSEL bits. When enabling the OSC circuit, the PLL may be enabled at the same time so that they can share the stabilization period.

OSCM1	OSCM0	XOUT Resistance	XIN/XOUT Capacitance	Frequency Range
0	0	Infinite	брF (pad only)	DC to 80MHz Input
0	1	2000 Ohms	36pF	4MHz to 16MHz Crystal/Resonator
1	0	1000 Ohms	26pF	8MHz to 32MHz Crystal/Resonator
1	1	500 Ohms	16pF	20MHz to 60MHz Crystal/Resonator

CLKSEL2	CLKSEL1	CLKSEL0	Master Clock	Source	Notes
0	0	0	~12MHz	Internal	No external parts. May range from 8MHz to 20MHz.
0	0	1	~20KHz	Internal	Very low power. May range from 13KHz to 33KHz.
0	1	0	XIN	OSC	OSCENA must be '1'.
0	1	1	XIN x 1	OSC+PLL	OSCENA and PLLENA must be '1'.
1	0	0	XIN x 2	OSC+PLL	OSCENA and PLLENA must be '1'.
1	0	1	XIN x 4	OSC+PLL	OSCENA and PLLENA must be '1'.
1	1	0	XIN x 8	OSC+PLL	OSCENA and PLLENA must be '1'.
1	1	1	XIN x 16	OSC+PLL	OSCENA and PLLENA must be '1'.