I'm having a devil of a time getting these compiles done.
I added some timing constraints to make sure that the data was settling after the clock for the DAC outputs. That works. Meanwhile, the crazy optimizer sees these paths, which it construes as being very late, and can't get around to optimizing what matters.
Does anybody know about SDC constraints and what I need to do to make this work?