I was looking at the P2 docs and saw these instructions. I wonder why they exist?
MUXC d, #1
MUXNC d, #32
MUXZ d, #1
MUXNZ d, #32
These instructions could actually be generated by the assembler transparently by using the more powerful MUX masks.